

PIC18F6627/6722/8627/8722 Data Sheet

64/80-Pin 1-Mbit Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, microID, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, PowerSmart, rfPIC, and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICLAB, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPICDEM, Select Mode, Smart Serial, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2004, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



64/80-Pin 1-Mbit Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology

Power-Managed Modes:

- · Run: CPU on, peripherals on
- · Idle: CPU off, peripherals on
- Sleep: CPU off, peripherals off
- Idle mode currents down to 15 μA typical
- Sleep current down to 0.2 μA typical
- Timer1 Oscillator: 1.8 μA, 32 kHz, 2V
- Watchdog Timer: 2.1 μA
- · Two-Speed Oscillator Start-up

Flexible Oscillator Structure:

- · Four Crystal modes, up to 25 MHz
- 4X Phase Lock Loop (PLL) (available for crystal and internal oscillators)
- Two External RC modes, up to 4 MHz
- Two External Clock modes, up to 40 MHz
- · Internal oscillator block:
 - 8 user selectable frequencies, from 31 kHz to 8 MHz
 - Provides a complete range of clock speeds from 31 kHz to 32 MHz when used with PLL
 - User tunable to compensate for frequency drift
- Secondary oscillator using Timer1 @ 32 kHz
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if peripheral clock stops

External Memory Interface (PIC18F8627/8722 only):

- · Address capability of up to 2 Mbytes
- 8-bit or 16-bit interface

Peripheral Highlights:

- High current sink/source 25 mA/25 mA
- · Four programmable external interrupts
- · Four input change interrupts
- Two Capture/Compare/PWM (CCP) modules


Peripheral Highlights (Continued):

- Three Enhanced Capture/Compare/PWM (ECCP) modules:
 - One, two or four PWM outputs
 - Selectable polarity
 - Programmable dead-time
 - Auto-Shutdown and Auto-Restart
- Two Master Synchronous Serial Port (MSSP)
 modules supporting 2/3/4-wire SPI™ (all 4 modes)
 and I²C™ Master and Slave modes
- Two Enhanced Addressable USART modules:
 - Supports RS-485, RS-232 and LIN 1.2
 - RS-232 operation using internal oscillator block (no external crystal required)
 - Auto-wake-up on Start bit
 - Auto-baud detect
- 10-bit, up to 16-channel Analog-to-Digital Converter module (A/D)
 - Auto-acquisition capability
 - Conversion available during Sleep
- · Dual analog comparators with input multiplexing

Special Microcontroller Features:

- · C compiler optimized architecture:
 - Optional extended instruction set designed to optimize re-entrant code
- 100,000 erase/write cycle Enhanced Flash program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory typical
- Flash/Data EEPROM Retention: 100 years typical
- Self-programmable under software control
- · Priority levels for interrupts
- 8 X 8 Single Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 4 ms to 131s
- Single-supply In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins
- Wide operating voltage range: 2.0V to 5.5V

	Progra	am Memory	Data	Data Memory			CCP/		MSS	P	F	ators	s≓	Bus
Device	Flash (bytes)	# Single- Word Instructions	SRAM (bytes)	EEPROM (bytes)	I/O	10-bit A/D (ch)	ECCP (PWM)		SPI™	Master I ² C™	EUSAR	Compara	Timers 8/16-bit	External
PIC18F6627	96 K	49152	3936	1024	54	12	2/3	2	Υ	Υ	2	2	2/3	N
PIC18F6722	128 K	65536	3936	1024	54	12	2/3	2	Υ	Υ	2	2	2/3	Ν
PIC18F8627	96 K	49152	3936	1024	70	16	2/3	2	Υ	Υ	2	2	2/3	Υ
PIC18F8722	128 K	65536	3936	1024	70	16	2/3	2	Υ	Υ	2	2	2/3	Υ






Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	31
3.0	Power-Managed Modes	41
4.0	Reset	49
5.0	Memory Organization	63
6.0	Flash Program Memory	
7.0	External Memory Bus	95
8.0	Data EEPROM Memory	109
9.0	8 x 8 Hardware Multiplier	115
10.0	Interrupts	117
11.0	VO Ports	133
12.0	Timer0 Module	161
13.0	Timer1 Module	165
14.0	Timer2 Module	171
15.0	Timer3 Module	173
16.0	Timer4 Module	177
17.0	Capture/Compare/PWM (CCP) Modules	179
	Enhanced Capture/Compare/PWM (ECCP) Module	
19.0	Master Synchronous Serial Port (MSSP) Module	205
20.0	Enhanced Universal Synchronous Receiver Transmitter (EUSART)	247
21.0	10-Bit Analog-to-Digital Converter (A/D) Module	269
22.0	Comparator Module	279
23.0	Comparator Voltage Reference Module	285
24.0	High/Low-Voltage Detect (HLVD)	289
25.0	Special Features of the CPU	295
26.0	Instruction Set Summary	317
27.0	Development Support	367
28.0	Electrical Characteristics	373
	DC and AC Characteristics Graphs and Tables	
30.0	Packaging Information	419
Appe	ndix A: Revision History	423
Appe	ndix B: Device Differences	423
Appe	ndix C: Conversion Considerations	424
Appe	ndix D: Migration from Baseline to Enhanced Devices	424
	ndix E: Migration from Mid-Range to Enhanced Devices	
Appe	ndix F: Migration from High-End to Enhanced Devices	425
	ine Support	
Syste	ems Information and Upgrade Hot Line	439
	er Response	440
PIC1	8F6627/6722/8627/8722 Product Identification System	441

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F6627
- PIC18LF6627
- PIC18F6722
- PIC18LF6722
- PIC18F8627
- PIC18LF8627
- PIC18F8722
- PIC18LF8722

This family offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. On top of these features, the PIC18F6627/6722/8627/8722 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 New Core Features

1.1.1 nanoWatt TECHNOLOGY

All of the devices in the PIC18F6627/6722/8627/8722 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- Alternate Run Modes: By clocking the controller from the Timer1 source or the internal oscillator block, power consumption during code execution can be significantly reduced.
- Multiple Idle Modes: The controller can also run with its CPU core disabled but the peripherals still active. In these states, power consumption can be reduced even further.
- On-the-fly Mode Switching: The powermanaged modes are invoked by user code during operation, allowing the user to incorporate powersaving ideas into their application's software design.
- Low Consumption in Key Modules: The power requirements for both Timer1 and the Watchdog Timer are minimized. See Section 28.0 "Electrical Characteristics" for values.

1.1.2 EXPANDED MEMORY

The PIC18F6627/6722/8627/8722 family provides ample room for application code, and includes members with 96 Kbytes or 128 Kbytes of code space.

 Data RAM and Data EEPROM: The PIC18F6627/ 6722/8627/8722 family also provides plenty of room for application data. The devices have 3936 bytes of data RAM, as well as 1024 bytes of data EEPROM for long term retention of non-volatile data. Memory Endurance: The Enhanced Flash cells for both program memory and data EEPROM are rated to last for many thousands of erase/write cycles – up to 100,000 for program memory and 1,000,000 for EEPROM. Data retention without refresh is conservatively estimated to be greater than 40 years.

1.1.3 MULTIPLE OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC18F6627/6722/8627/8722 family offer ten different oscillator options, allowing users a wide range of choices in developing application hardware. These include:

- Four Crystal modes, using crystals or ceramic resonators
- Two External Clock modes, offering the option of using two pins (oscillator input and a divide-by-4 clock output) or one pin (oscillator input, with the second pin reassigned as general I/O)
- Two External RC Oscillator modes with the same pin options as the External Clock modes
- An internal oscillator block which provides an 8 MHz clock and an INTRC source (approximately 31 kHz), as well as a range of 6 user selectable clock frequencies, between 125 kHz to 4 MHz, for a total of 8 clock frequencies. This option frees the two oscillator pins for use as additional general purpose I/O.
- A Phase Lock Loop (PLL) frequency multiplier, available to both the high-speed crystal and internal oscillator modes, which allows clock speeds of up to 40 MHz. Used with the internal oscillator, the PLL gives users a complete selection of clock speeds, from 31 kHz to 32 MHz – all without using an external crystal or clock circuit.

Besides its availability as a clock source, the internal oscillator block provides a stable reference source that gives the family additional features for robust operation:

- Fail-Safe Clock Monitor: This option constantly
 monitors the main clock source against a reference signal provided by the internal oscillator. If a
 clock failure occurs, the controller is switched to
 the internal oscillator block, allowing for continued
 low-speed operation or a safe application
 shutdown.
- Two-Speed Start-up: This option allows the internal oscillator to serve as the clock source from Power-on Reset, or wake-up from Sleep mode, until the primary clock source is available.

1.1.4 EXTERNAL MEMORY INTERFACE

In the unlikely event that 128 Kbytes of program memory is inadequate for an application, the PIC18F8627/8722 members of the family also implement an external memory interface. This allows the controller's internal program counter to address a memory space of up to 2 MBytes, permitting a level of data access that few 8-bit devices can claim.

With the addition of new operating modes, the external memory interface offers many new options, including:

- Operating the microcontroller entirely from external memory
- Using combinations of on-chip and external memory, up to the 2-Mbyte limit
- Using external Flash memory for reprogrammable application code or large data tables
- Using external RAM devices for storing large amounts of variable data

1.1.5 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve.

The consistent pinout scheme used throughout the entire family also aids in migrating to the next larger device. This is true when moving between the 64-pin members, between the 80-pin members, or even jumping from 64-pin to 80-pin devices.

1.2 Other Special Features

- Communications: The PIC18F6627/6722/8627/8722 family incorporates a range of serial communication peripherals, including 2 independent enhanced USARTs and 2 Master SSP modules capable of both SPI and I²C (Master and Slave) modes of operation. Also, for PIC18F6627/6722/8627/8722 devices, one of the general purpose I/O ports can be reconfigured as an 8-bit parallel slave port for direct processor-to-processor communications.
- CCP Modules: All devices in the family incorporate two Capture/Compare/PWM (CCP) modules and three enhanced CCP modules to maximize flexibility in control applications. Up to four different time bases may be used to perform several different operations at once. Each of the three ECCPs offer up to four PWM outputs, allowing for a total of 12 PWMs. The ECCPs also offer many beneficial features, including polarity selection, Programmable Dead-Time, Auto-Shutdown and Restart, and Half-Bridge and Full-Bridge Output modes.
- Self-programmability: These devices can write
 to their own program memory spaces under internal software control. By using a bootloader routine
 located in the protected Boot Block at the top of
 program memory, it becomes possible to create
 an application that can update itself in the field.

- Extended Instruction Set: The PIC18F6627/ 6722/8627/8722 family introduces an optional extension to the PIC18 instruction set, which adds 8 new instructions and an Indexed Addressing mode. This extension, enabled as a device configuration option, has been specifically designed to optimize re-entrant application code originally developed in high-level languages, such as C.
- 10-bit A/D Converter: This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period and thus, reduce code overhead.
- Extended Watchdog Timer (WDT): This
 enhanced version incorporates a 16-bit prescaler,
 allowing an extended time-out range that is stable
 across operating voltage and temperature. See
 Section 28.0 "Electrical Characteristics" for
 time-out periods.

1.3 Details on Individual Family Members

Devices in the PIC18F6627/6722/8627/8722 family are available in 64-pin and 80-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in five ways:

- Flash program memory (96 Kbytes for PIC18F6627/8627 devices and 128 Kbytes for PIC18F6722/8722).
- 2. A/D channels (12 for 64-pin devices, 16 for 80-pin devices).
- 3. I/O ports (7 bidirectional ports on 64-pin devices, 9 bidirectional ports on 80-pin devices).
- External Memory Bus, configurable for 8 and 16-bit operation, is available on PIC18F8627/ 8722 devices.


All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Like all Microchip PIC18 devices, members of the PIC18F6627/6722/8627/8722 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F6627), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF6627), function over an extended VDD range of 2.0V to 5.5V.

TABLE 1-1: DEVICE FEATURES

Features	PIC18F6627	PIC18F6722	PIC18F8627	PIC18F8722		
Operating Frequency DC – 40 MHz		DC – 40 MHz	DC – 40 MHz	DC – 40 MHz		
Program Memory (Bytes)	96K	128K	96K	128K		
Program Memory (Instructions)	ory 49152		49152	65536		
Data Memory (Bytes)	3936	3936	3936	3936		
Data EEPROM Memory (Bytes)	1024	1024	1024	1024		
Interrupt Sources	28	28	29	29		
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J		
Timers	5	5	5	5		
Capture/Compare/PWM Modules	2	2	2	2		
Enhanced Capture/Compare/PWM Modules	3	3	3	3		
Enhanced USART	2	2	2	2		
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART		
Parallel Communications (PSP)	Yes	Yes	Yes	Yes		
10-bit Analog-to-Digital Module	12 Input Channels	12 Input Channels	16 Input Channels	16 Input Channels		
Resets (and Delays)	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT	POR, BOR, RESET Instruction, Stack Full, Stack Underflow (PWRT, OST), MCLR (optional), WDT		
Programmable High/Low-Voltage Detect	Yes	Yes	Yes	Yes		
Programmable Brown-out Reset	Yes	Yes	Yes	Yes		
Instruction Set 75 Instructi 83 with Exte		75 Instructions; 83 with Extended Instruction Set enabled	75 Instructions; 83 with Extended Instruction Set enabled	75 Instructions; 83 with Extended Instruction Set enabled		
Packages	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP		



Advance Information




TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number	Pin	Buffer	Description		
Pili Name	TQFP	Туре	Туре	Description		
RG5/MCLR/VPP RG5 MCLR VPP	7	I I P	ST ST	Master Clear (input) or programming voltage (input). Digital input. Master Clear (Reset) input. This pin is an active-low Reset to the device. Programming voltage input.		
OSC1/CLKI/RA7 OSC1	39	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.		
CLKI		I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
RA7		I/O	TTL	General purpose I/O pin.		
OSC2/CLKO/RA6 OSC2	40	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO		0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.		
RA6		I/O	TTL	General purpose I/O pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power CMOS = CMOS compatible input or output

Analog = Analog input O = Output

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Name	Pin Number	Pin	Buffer	Description		
Pin Name	TQFP	Туре	Туре	Description		
				PORTA is a bidirectional I/O port.		
RA0/AN0 RA0 AN0	24	I/O I	TTL Analog	Digital I/O. Analog input 0.		
RA1/AN1 RA1 AN1	23	I/O I	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF- RA2 AN2 VREF-	22	I/O 	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.		
RA3/AN3/VREF+ RA3 AN3 VREF+	21	I/O 	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.		
RA4/T0CKI RA4 T0CKI	28	I/O I	ST ST	Digital I/O. Timer0 external clock input.		
RA5/AN4/HLVDIN RA5 AN4 HLVDIN	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 4. High/Low-Voltage Detect input.		
RA6				See the OSC2/CLKO/RA6 pin.		
RA7				See the OSC1/CLKI/RA7 pin.		

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

= Input

= Power

CMOS = CMOS compatible input or output

Analog = Analog input

= Output

 I^2C^{TM} = I²C/SMBus input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number	Pin	Buffer	Passwinkian
Pin Name	TQFP	Туре	Туре	Description
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0/FLT0 RB0 INT0 FLT0	48	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. PWM fault input for ECCPx.
RB1/INT1 RB1 INT1	47	I/O I	TTL ST	Digital I/O. External interrupt 1.
RB2/INT2 RB2 INT2	46	I/O I	TTL ST	Digital I/O. External interrupt 2.
RB3/INT3 RB3 INT3	45	I/O I	TTL ST	Digital I/O. External interrupt 3.
RB4/KBI0 RB4 KBI0	44	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.
RB5/KBI1/PGM RB5 KBI1 PGM	43	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ programming enable pin.
RB6/KBI2/PGC RB6 KBI2 PGC	42	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/KBI3/PGD RB7 KBI3 PGD	37	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input = Input 0 = Output

I²C™ = Power = I²C/SMBus input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Name	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	30	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2/P2A RC1 T1OSI CCP2 ⁽¹⁾ P2A ⁽¹⁾	29	I/O I I/O O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.			
RC2/CCP1/P1A RC2 CCP1 P1A	33	I/O I/O O	ST ST —	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. ECCP1 PWM output A.			
RC3/SCK1/SCL1 RC3 SCK1 SCL1	34	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode.			
RC4/SDI1/SDA1 RC4 SDI1 SDA1	35	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.			
RC5/SDO1 RC5 SDO1	36	I/O O	ST —	Digital I/O. SPI data out.			
RC6/TX1/CK1 RC6 TX1 CK1	31	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).			
RC7/RX1/DT1 RC7 RX1 DT1	32	I/O I I/O	ST ST ST	Digital I/O. EUSART1 asynchronous receive. EUSART1 synchronous data (see related TX1/CK1).			

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input
I = Input O = Output

P = Power $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Dia Nama	Pin Number	Pin	Buffer	D
Pin Name	TQFP	Туре	Туре	Description
				PORTD is a bidirectional I/O port.
RD0/PSP0 RD0 PSP0	58	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD1/PSP1 RD1 PSP1	55	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD2/PSP2 RD2 PSP2	54	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD3/PSP3 RD3 PSP3	53	I/O I/O	ST TTL	Digital I/O. Parallel Slave Port data.
RD4/PSP4/SDO2 RD4 PSP4 SDO2	52	I/O I/O O	ST TTL	Digital I/O. Parallel Slave Port data. SPI data out.
RD5/PSP5/SDI2/SDA2 RD5 PSP5 SDI2 SDA2	51	I/O I/O I I/O	ST TTL ST I ² C/SMB	Digital I/O. Parallel Slave Port data. SPI data in. I ² C data I/O.
RD6/PSP6/SCK2/SCL2 RD6 PSP6 SCK2 SCL2	50	I/O I/O I/O I/O	ST TTL ST I ² C/SMB	Digital I/O. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.
RD7/PSP7/SS2 RD7 PSP7 SS2	49	I/O I/O I	ST TTL TTL	Digital I/O. Parallel Slave Port data. SPI Slave Select input.

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

= Input

O = Output

P = Power

 $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

B	Pin Number	Pin	Buffer				
Pin Name	TQFP	Туре	Type	Description			
				PORTE is a bidirectional I/O port.			
RE0/RD/P2D RE0 RD P2D	2	I/O 	ST TTL —	Digital I/O. Read control for Parallel Slave Port. ECCP2 PWM output D.			
RE1/WR/P2C RE1 WR P2C	1	I/O - O	ST TTL —	Digital I/O. Write control for Parallel Slave Port. ECCP2 PWM output C.			
RE2/CS/P2B RE2 CS P2B	64	I/O - O	ST TTL —	Digital I/O. Chip select control for Parallel Slave Port. ECCP2 PWM output B.			
RE3/P3C RE3 P3C	63	I/O O	ST —	Digital I/O. ECCP3 PWM output C.			
RE4/P3B RE4 P3B	62	I/O O	ST —	Digital I/O. ECCP3 PWM output B.			
RE5/P1C RE5 P1C	61	I/O O	ST —	Digital I/O. ECCP1 PWM output C.			
RE6/P1B RE6 P1B	60	I/O O	ST —	Digital I/O. ECCP1 PWM output B.			
RE7/CCP2/P2A RE7 CCP2 ⁽²⁾ P2A	59	I/O I/O O	ST ST —	Digital I/O. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.			

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output

P = Power $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Type Type		Description
				PORTF is a bidirectional I/O port.
RF0/AN5 RF0 AN5	18	I/O I	ST Analog	Digital I/O. Analog input 5.
RF1/AN6/C2OUT RF1 AN6 C2OUT	17	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.
RF2/AN7/C1OUT RF2 AN7 C1OUT	16	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.
RF3/AN8 RF3 AN8	15	I/O I	ST Analog	Digital I/O. Analog input 8.
RF4/AN9 RF4 AN9	14	I/O I	ST Analog	Digital I/O. Analog input 9.
RF5/AN10/CVREF RF5 AN10 CVREF	13	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.
RF6/AN11 RF6 AN11	12	I/O I	ST Analog	Digital I/O. Analog input 11.
RF7/SS1 RF7 SS1	11	I/O I	ST TTL	Digital I/O. SPI slave select input.

Legend: TTL = TTL compatible input

ompatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output

P = Power $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-2: PIC18F6627/6722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	Description			
Pin Name	TQFP	Туре	Туре	Description			
				PORTG is a bidirectional I/O port.			
RG0/CCP3/P3A RG0 CCP3 P3A	3	I/O I/O O	ST ST —	Digital I/O. Capture 3 input/Compare 3 output/PWM 3 output. ECCP3 PWM output A.			
RG1/TX2/CK2 RG1 TX2 CK2	4	I/O O I/O	ST — ST	Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2).			
RG2/RX2/DT2 RG2 RX2 DT2	5	I/O I I/O	ST ST ST	Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2).			
RG3/CCP4/P3D RG3 CCP4 P3D	6	I/O I/O O	ST ST —	Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D.			
RG4/CCP5/P1D RG4 CCP5 P1D	8	I/O I/O O	ST ST —	Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D.			
RG5				See RG5/MCLR/VPP pin.			
Vss	9, 25, 41, 56	Р	_	Ground reference for logic and I/O pins.			
VDD	10, 26, 38, 57	Р		Positive supply for logic and I/O pins.			
AVss	20	Р	_	Ground reference for analog modules.			
AVDD	19	Р	_	Positive supply for analog modules.			

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power $I^2C^{TM} = I^2C/SMBus$ input buffer

Note 1: Default assignment for CCP2 when configuration bit CCP2MX is set.

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS

Pin Name	Pin Number	Pin	Buffer	Description
Pili Name	TQFP	Туре	Туре	Description
RG5/MCLR/VPP RG5 MCLR	9		ST ST	Master Clear (input) or programming voltage (input). Digital input. Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP		Р		Programming voltage input.
OSC1/CLKI/RA7 OSC1	49	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.
CLKI		I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
RA7		I/O	TTL	General purpose I/O pin.
OSC2/CLKO/RA6 OSC2	50	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO		0	_	In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6		I/O	TTL	General purpose I/O pin.

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power CMOS = CMOS compatible input or output

Analog = Analog input

O = Output

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- **5:** Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Name	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Type	Description	
				PORTA is a bidirectional I/O port.	
RA0/AN0 RA0 AN0	30	I/O I	TTL Analog	Digital I/O. Analog input 0.	
RA1/AN1 RA1 AN1	29	I/O I	TTL Analog	Digital I/O. Analog input 1.	
RA2/AN2/VREF- RA2 AN2 VREF-	28	I/O I I	TTL Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input.	
RA3/AN3/VREF+ RA3 AN3 VREF+	27	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.	
RA4/T0CKI RA4 T0CKI	34	I/O I	ST/OD ST	Digital I/O. Open-drain when configured as output. Timer0 external clock input.	
RA5/AN4/HLVDIN RA5 AN4 HLVDIN	33	I/O I I	TTL Analog Analog	Digital I/O. Analog input 4. High/Low-Voltage Detect input.	
RA6				See the OSC2/CLKO/RA6 pin.	
RA7				See the OSC1/CLKI/RA7 pin.	

Legend: TTL = TTL compatible input

ST = Schmitt Trigger input with CMOS levels
I = Input

P = Power

CMOS = CMOS compatible input or output

Analog = Analog input O = Output

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3:**

Pin Name	Pin Number	Pin	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTB is a bidirectional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.	
RB0/INT0/FLT0 RB0 INT0 FLT0	58	I/O I I	TTL ST ST	Digital I/O. External interrupt 0. PWM fault input for ECCPx.	
RB1/INT1 RB1 INT1	57	I/O I	TTL ST	Digital I/O. External interrupt 1.	
RB2/INT2 RB2 INT2	56	I/O I	TTL ST	Digital I/O. External interrupt 2.	
RB3/INT3/CCP2/P2A RB3 INT3 CCP2 ⁽¹⁾ P2A ⁽¹⁾	55	I/O I O O	TTL ST —	Digital I/O. External interrupt 3. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.	
RB4/KBI0 RB4 KBI0	54	I/O I	TTL TTL	Digital I/O. Interrupt-on-change pin.	
RB5/KBI1/PGM RB5 KBI1 PGM	53	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP programming enable pin.	
RB6/KBI2/PGC RB6 KBI2 PGC	52	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP™ programming clock pin.	
RB7/KBI3/PGD RB7 KBI3 PGD	47	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.	

Legend: TTL = TTL compatible input

= Schmitt Trigger input with CMOS levels ST

Analog = Analog input

CMOS

= Input

= Output 0

= Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

= CMOS compatible input or output

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number	Pin	Buffer	- · · ·
Pin Name	TQFP	Туре	Туре	Description
				PORTC is a bidirectional I/O port.
RC0/T1OSO/T13CKI RC0 T1OSO T13CKI	36	I/O O I	ST — ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input.
RC1/T1OSI/CCP2/P2A RC1 T1OSI CCP2 ⁽²⁾ P2A ⁽²⁾	35	I/O I I/O O	ST CMOS ST	Digital I/O. Timer1 oscillator input. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.
RC2/CCP1/P1A RC2 CCP1 P1A	43	I/O I/O O	ST ST	Digital I/O. Capture 1 input/Compare 1 output/PWM 1 output. ECCP1 PWM outupt A.
RC3/SCK1/SCL1 RC3 SCK1 SCL1	44	I/O I/O I/O	ST ST ST	Digital I/O. Synchronous serial clock input/output for SPI™ mode. Synchronous serial clock input/output for I ² C™ mode.
RC4/SDI1/SDA1 RC4 SDI1 SDA1	45	I/O I I/O	ST ST ST	Digital I/O. SPI data in. I ² C data I/O.
RC5/SDO1 RC5 SDO1	46	I/O O	ST —	Digital I/O. SPI data out.
RC6/TX1/CK1 RC6 TX1 CK1	37	I/O O I/O	ST — ST	Digital I/O. EUSART1 asynchronous transmit. EUSART1 synchronous clock (see related RX1/DT1).
RC7/RX1/DT1 RC7 RX1 DT1	38	I/O I I/O	ST Digital I/O. ST EUSART1 synchronous clock (see related RX1/D11). ST EUSART1 asynchronous receive. ST EUSART1 synchronous data (see related TX1/CK1).	

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output

P = Power $I^2C^{TM}/SMB = I^2C/SMBus input buffer$

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

ABLE 1-3. FICTO	Pin Number	Pin	Buffer	SCRIF HORS (CONTINGED)	
Pin Name	TQFP	Туре	Туре	Description	
				PORTD is a bidirectional I/O port.	
RD0/AD0/PSP0 RD0 AD0 PSP0	72	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 0. Parallel Slave Port data.	
RD1/AD1/PSP1 RD1 AD1 PSP1	69	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 1. Parallel Slave Port data.	
RD2/AD2/PSP2 RD2 AD2 PSP2	68	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 2. Parallel Slave Port data.	
RD3/AD3/PSP3 RD3 AD3 PSP3	67	I/O I/O I/O	ST TTL TTL	Digital I/O. External memory address/data 3. Parallel Slave Port data.	
RD4/AD4/PSP4/SDO2 RD4 AD4 PSP4 SDO2	66	I/O I/O I/O O	ST TTL TTL	Digital I/O. External memory address/data 4. Parallel Slave Port data. SPI data out.	
RD5/AD5/PSP5/ SDI2/SDA2 RD5 AD5 PSP5 SDI2 SDA2	65	I/O I/O I/O I	ST TTL TTL ST I ² C/SMB	Digital I/O. External memory address/data 5. Parallel Slave Port data. SPI data in.	
RD6/AD6/PSP6/ SCK2/SCL2 RD6 AD6 PSP6 SCK2 SCL2	64	I/O I/O I/O I/O	ST TTL TTL ST I ² C/SMB	Digital I/O. External memory address/data 6. Parallel Slave Port data. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.	
RD7/AD7/PSP7/SS2 RD7 AD7 PSP7 SS2	63	I/O I/O I/O	ST TTL TTL TTL	Digital I/O. External memory address/data 7. Parallel Slave Port data. SPI Slave Select input.	

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels = Input

= Analog input Analog = Output

= Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number	Pin	Buffer	D	
Pin Name	TQFP	Туре	Туре	Description	
				PORTE is a bidirectional I/O port.	
RE0/AD8/RD/P2D RE0 AD8 RD P2D	4	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 8. Read control for Parallel Slave Port. ECCP2 PWM output D.	
RE1/AD9/WR/P2C RE1 AD9 WR P2C	3	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 9. Write control for Parallel Slave Port. ECCP2 PWM output C.	
RE2/AD10/CS/P2B RE2 AD10 CS P2B	78	I/O I/O I	ST TTL TTL	Digital I/O. External memory address/data 10. Chip Select control for Parallel Slave Port. ECCP2 PWM output B.	
RE3/AD11/P3C RE3 AD11 P3C ⁽⁴⁾	77	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 11. ECCP3 PWM output C.	
RE4/AD12/P3B RE4 AD12 P3B ⁽⁴⁾	76	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 12. ECCP3 PWM output B.	
RE5/AD13/P1C RE5 AD13 P1C ⁽⁴⁾	75	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 13. ECCP1 PWM output C.	
RE6/AD14/P1B RE6 AD14 P1B ⁽⁴⁾	74	I/O I/O O	ST TTL —	Digital I/O. External memory address/data 14. ECCP1 PWM output B.	
RE7/AD15/CCP2/P2A RE7 AD15 CCP2 ⁽³⁾ P2A ⁽³⁾	73	I/O I/O I/O O	ST TTL ST	Digital I/O. External memory address/data 15. Capture 2 input/Compare 2 output/PWM 2 output. ECCP2 PWM output A.	

Legend: TTL = TTL compatible input

CMOS =

= CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels I = Input Analog = Analog input

P = Power

O = Output $I^2C^{TM}/SMB = I^2C/SMB$ us input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Number		Pin I	Buffer	Description	
Pin Name	TQFP	Туре	Туре	Description	
				PORTF is a bidirectional I/O port.	
RF0/AN5 RF0 AN5	24	I/O I	ST Analog	Digital I/O. Analog input 5.	
RF1/AN6/C2OUT RF1 AN6 C2OUT	23	I/O I O	ST Analog —	Digital I/O. Analog input 6. Comparator 2 output.	
RF2/AN7/C1OUT RF2 AN7 C1OUT	18	I/O I O	ST Analog —	Digital I/O. Analog input 7. Comparator 1 output.	
RF3/AN8 RF3 AN8	17	I/O I	ST Analog	Digital I/O. Analog input 8.	
RF4/AN9 RF4 AN9	16	I/O I	ST Analog	Digital I/O. Analog input 9.	
RF5/AN10/CVREF RF5 AN10 CVREF	15	I/O I O	ST Analog Analog	Digital I/O. Analog input 10. Comparator reference voltage output.	
RF6/AN11 RF6 AN11	14	I/O I	ST Analog	Digital I/O. Analog input 11.	
RF7/SS1 RF7 SS1	13	I/O I	ST TTL	Digital I/O. SPI slave select input.	

Legend: TTL = TTL compatible input

CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

I = Input

O = Output

P = Power

 $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

Din Name	Pin Number	Pin	Buffer	Description
Pin Name	TQFP	Туре	Туре	Description
				PORTG is a bidirectional I/O port.
RG0/CCP3/P3A RG0 CCP3 P3A	5	I/O I/O O	ST ST —	Digital I/O. Capture 3 input/Compare 3 output/PWM 3 output. ECCP3 PWM output A.
RG1/TX2/CK2 RG1 TX2 CK2	6	I/O O I/O	ST — ST	Digital I/O. EUSART2 asynchronous transmit. EUSART2 synchronous clock (see related RX2/DT2).
RG2/RX2/DT2 RG2 RX2 DT2	7	I/O I I/O	ST ST ST	Digital I/O. EUSART2 asynchronous receive. EUSART2 synchronous data (see related TX2/CK2).
RG3/CCP4/P3D RG3 CCP4 P3D	8	I/O I/O O	ST ST —	Digital I/O. Capture 4 input/Compare 4 output/PWM 4 output. ECCP3 PWM output D.
RG4/CCP5/P1D RG4 CCP5 P1D	10	I/O I/O O	ST ST —	Digital I/O. Capture 5 input/Compare 5 output/PWM 5 output. ECCP1 PWM output D.
RG5				See RG5/MCLR/VPP pin.

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input
I = Input Q = Output

P = Power $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number	Pin	Buffer		
Pin Name	TQFP	Туре	Туре	Description	
				PORTH is a bidirectional I/O port.	
RH0/AD16 RH0 AD16	79	I/O I/O	ST TTL	Digital I/O. External memory address/data 16.	
RH1/AD17 RH1 AD17	80	I/O I/O	ST TTL	Digital I/O. External memory address/data 17.	
RH2/AD18 RH2 AD18	1	I/O I/O	ST TTL	Digital I/O. External memory address/data 18.	
RH3/AD19 RH3 AD19	2	I/O I/O	ST TTL	Digital I/O. External memory address/data 19.	
RH4/AN12/P3C RH4 AN12 P3C ⁽⁵⁾	22	I/O I O	ST Analog —	Digital I/O. Analog input 12. ECCP3 PWM output C.	
RH5/AN13/P3B RH5 AN13 P3B ⁽⁵⁾	21	I/O I O	ST Analog —	Digital I/O. Analog input 13. ECCP3 PWM output B.	
RH6/AN14/P1C RH6 AN14 P1C ⁽⁵⁾	20	I/O I O	ST Analog —	Digital I/O. Analog input 14. ECCP1 PWM output C.	
RH7/AN15/P1B RH7 AN15 P1B ⁽⁵⁾	19	I/O I O	ST Analog —	Digital I/O. Analog input 15. ECCP1 PWM output B.	

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input
I = Input O = Output

P = Power $I^2C^{TM}/SMB = I^2C/SMBus$ input buffer

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
 - 3: Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
 - 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
 - 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

TABLE 1-3: PIC18F8627/8722 PINOUT I/O DESCRIPTIONS (CONTINUED)

				Total (Continues)	
Pin Name	Pin Number	Pin	Buffer	Description	
	TQFP	Type	Туре		
				PORTJ is a bidirectional I/O port.	
RJ0/ALE RJ0 ALE	62	I/O O	ST —	Digital I/O. External memory address latch enable.	
RJ1/OE RJ1 OE	61	I/O O	ST —	Digital I/O. External memory output enable.	
RJ2/WRL RJ2 WRL	60	I/O O	ST —	Digital I/O. External memory write low control.	
RJ3/WRH RJ3 WRH	59	I/O O	ST —	Digital I/O. External memory write high control.	
RJ4/BA0 RJ4 BA0	39	I/O O	ST —	Digital I/O. External memory Byte Address 0 control.	
RJ5/CE RJ4 CE	40	I/O O	ST —	Digital I/O External memory chip enable control.	
RJ6/LB RJ6 LB	41	I/O O	ST —	Digital I/O. External memory low byte control.	
RJ7/UB RJ7 UB	42	I/O O	ST —	Digital I/O. External memory high byte control.	
Vss	11, 31, 51, 70	Р	_	Ground reference for logic and I/O pins.	
VDD	12, 32, 48, 71	Р	_	Positive supply for logic and I/O pins.	
AVss	26	Р	_	Ground reference for analog modules.	
AVDD	25	Р	_	Positive supply for analog modules.	

Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels Analog = Analog input I = Input O = Output

P = Power $I^2C^{TM}/SMB = I^2C/SMBus input buffer$

- 2: Default assignment for CCP2 in all operating modes (CCP2MX is set).
- **3:** Alternate assignment for CCP2 when CCP2MX is cleared (Microcontroller mode only).
- 4: Default assignment for P1B/P1C/P3B/P3C (ECCPMX is set).
- 5: Alternate assignment for P1B/P1C/P3B/P3C (ECCPMX is clear).

NOTES:

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

PIC18F6627/6722/8627/8722 devices can be operated in ten different oscillator modes. The user can program the configuration bits, FOSC3:FOSC0, in Configuration Register 1H to select one of these ten modes:

1.	LP	Low-Power Crystal
2.	XT	Crystal/Resonator
3.	HS	High-Speed Crystal/Resonator
4.	HSPLL	High-Speed Crystal/Resonator with PLL enabled
5.	RC	External Resistor/Capacitor with Fosc/4 output on RA6
6.	RCIO	External Resistor/Capacitor with I/O on RA6
7.	INTIO1	Internal Oscillator with Fosc/4 output on RA6 and I/O on RA7
8.	INTIO2	Internal Oscillator with I/O on RA6 and RA7
9.	EC	External Clock with Fosc/4 output
10.	ECIO	External Clock with I/O on RA6

2.2 Crystal Oscillator/Ceramic Resonators


In XT, LP, HS or HSPLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The oscillator design requires the use of a parallel cut crystal.

Note: Use of a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION

(XT, LP, HS OR HSPLL CONFIGURATION)



Note 1: See Table 2-1 and Table 2-2 for initial values of C1 and C2.

- 2: A series resistor (Rs) may be required for AT strip cut crystals.
- 3: RF varies with the oscillator mode chosen.

TABLE 2-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

7	Typical Capacitor Values Used:						
Mode Freq OSC1 OSC2							
XT	3.58 MHz	22 pF	22 pF				

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:

- AN588 PIC16/17 Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices
- AN843 Speed Control of 3-Phase Induction Motor Using PIC18 Microcontrollers
- AN849 Basic PICmicro® Oscillator Design

See the notes following Table 2-2 for additional information.

Note: When using resonators with frequencies above 3.5 MHz, the use of HS mode, rather than XT mode, is recommended. HS mode may be used at any VDD for which the controller is rated. If HS is selected, it is possible that the gain of the oscillator will overdrive the resonator. Therefore, a series resistor may be placed between the OSC2 pin and the resonator. As a good starting point, the recommended value of Rs is 330Ω .

TABLE 2-2: CAPACITOR SELECTION FOR QUARTZ CRYSTALS

Osc Type	Crystal Freq	Typical Capacitor Values Tested:		
	Freq	C1	C2	
LP	32 kHz	22 pF	22 pF	
XT	1 MHz 4 MHz	22 pF 22 pF	22 pF 22 pF	
HS	4 MHz 10 MHz 20 MHz 25 MHz	22 pF 22 pF 22 pF 22 pF	22 pF 22 pF 22 pF 22 pF	

Capacitor values are for design guidance only.

Different capacitor values may be required to produce acceptable oscillator operation. The user should test the performance of the oscillator over the expected VDD and temperature range for the application. Refer to the following application notes for oscillator specific information:


- AN588 PIC16/17 Oscillator Design Guide
- AN826 Crystal Oscillator Basics and Crystal Selection for rfPIC™ and PICmicro® Devices
- AN843 Speed Control of 3-Phase Induction Motor Using PIC18 Microcontrollers
- AN849 Basic PICmicro® Oscillator Design

See the notes following this table for additional information.

- **Note 1:** Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use the HS mode or switch to a crystal oscillator.
 - **3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Rs may be required to avoid overdriving crystals with low drive level specification.
 - 5: Always verify oscillator performance over the VDD and temperature range that is expected for the application.

An external clock source may also be connected to the OSC1 pin in the HS mode, as shown in Figure 2-2. When operated in this mode, parameters D033 and D043 apply.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




2.3 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. There is no oscillator start-up time required after a Power-on Reset or after an exit from Sleep mode.


In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-3 shows the pin connections for the EC Oscillator mode.

FIGURE 2-3: EXTERNAL CLOCK INPUT OPERATION (EC CONFIGURATION)



The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-4 shows the pin connections for the ECIO Oscillator mode. When operated in this mode, parameters D033A and D043A apply.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)



2.4 RC Oscillator

For timing insensitive applications, the RC and RCIO Oscillator modes offer additional cost savings. The actual oscillator frequency is a function of several factors:


- · supply voltage
- values of the external resistor (REXT) and capacitor (CEXT)
- · operating temperature

Given the same device, operating voltage and temperature and component values, there will also be unit-to-unit frequency variations. These are due to factors such as:

- · normal manufacturing variation
- difference in lead frame capacitance between package types (especially for low CEXT values)
- variations within the tolerance of limits of REXT and CEXT


In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-5 shows how the R/C combination is connected.

FIGURE 2-5: RC OSCILLATOR MODE



The RCIO Oscillator mode (Figure 2-6) functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

FIGURE 2-6: RCIO OSCILLATOR MODE



2.5 PLL Frequency Multiplier


A Phase Locked Loop (PLL) circuit is provided as an option for users who wish to use a lower frequency oscillator circuit or to clock the device up to its highest rated frequency from a crystal oscillator. This may be useful for customers who are concerned with EMI due to high-frequency crystals or users who require higher clock speeds from an internal oscillator.

2.5.1 HSPLL OSCILLATOR MODE

The HSPLL mode makes use of the HS mode oscillator for frequencies up to 10 MHz. A PLL then multiplies the oscillator output frequency by 4 to produce an internal clock frequency up to 40 MHz. The PLLEN bit is not available when this mode is configured as the primary clock source.

The PLL is only available to the crystal oscillator when the FOSC3:FOSC0 configuration bits are programmed for HSPLL mode (= 0110).

FIGURE 2-7: HSPLLBLOCK DIAGRAM



2.5.2 PLL AND INTOSC

The PLL is also available to the internal oscillator block when the internal oscillator block is configured as the primary clock source. In this configuration, the PLL is enabled in software and generates a clock output of up to 32 MHz. The operation of INTOSC with the PLL is described in **Section 2.6.4** "PLL in INTOSC Modes".

2.6 Internal Oscillator Block

The PIC18F6627/6722/8627/8722 devices include an internal oscillator block which generates two different clock signals; either can be used as the microcontroller's clock source. This may eliminate the need for external oscillator circuits on the OSC1 and/or OSC2 pins.

The main output (INTOSC) is an 8 MHz clock source, which can be used to directly drive the device clock. It also drives a postscaler, which can provide a range of clock frequencies from 31 kHz to 4 MHz. The INTOSC output is enabled when a clock frequency from 125 kHz to 8 MHz is selected. The INTOSC output can also be enabled when 31 kHz is selected, depending on the INTSRC bit (OSCTUNE<7>).

The other clock source is the internal RC oscillator (INTRC), which provides a nominal 31 kHz output. INTRC is enabled if it is selected as the device clock source; it is also enabled automatically when any of the following are enabled:

- · Power-up Timer
- · Fail-Safe Clock Monitor
- · Watchdog Timer
- Two-Speed Start-up

These features are discussed in greater detail in Section 25.0 "Special Features of the CPU".

The clock source frequency (INTOSC direct, INTRC direct or INTOSC postscaler) is selected by configuring the IRCF bits of the OSCCON register (page 39).

2.6.1 INTIO MODES

Using the internal oscillator as the clock source eliminates the need for up to two external oscillator pins, which can then be used for digital I/O. Two distinct configurations are available:

- In INTIO1 mode, the OSC2 pin outputs Fosc/4, while OSC1 functions as RA7 (see Figure 2-8) for digital input and output.
- In INTIO2 mode, OSC1 functions as RA7 and OSC2 functions as RA6 (see Figure 2-9), both for digital input and output.

FIGURE 2-8: INTIO1 OSCILLATOR MODE





FIGURE 2-9: INTIO2 OSCILLATOR MODE



2.6.2 INTOSC OUTPUT FREQUENCY

The internal oscillator block is calibrated at the factory to produce an INTOSC output frequency of 8 MHz.

The INTRC oscillator operates independently of the INTOSC source. Any changes in INTOSC across voltage and temperature are not necessarily reflected by changes in INTRC or vice versa.

2.6.3 OSCTUNE REGISTER


The INTOSC output has been calibrated at the factory but can be adjusted in the user's application. This is done by writing to TUN4:TUN0 (OSCTUNE<4:0>) in the OSCTUNE register (Register 2-1).

When the OSCTUNE register is modified, the INTOSC frequency will begin shifting to the new frequency. The INTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred. The INTRC is not affected by OSCTUNE.

The OSCTUNE register also implements the INTSRC (OSCTUNE<7>) and PLLEN (OSCTUNE<6>) bits, which control certain features of the internal oscillator block. The INTSRC bit allows users to select which internal oscillator provides the clock source when the 31 kHz frequency option is selected. This is covered in greater detail in **Section 2.7.1** "Oscillator Control **Register**".

The PLLEN bit controls the operation of the Phase Locked Loop (PLL) in internal oscillator modes (see Figure 2-10).

FIGURE 2-10: INTOSC AND PLL BLOCK DIAGRAM



2.6.4 PLL IN INTOSC MODES

The 4x Phase Locked Loop (PLL) can be used with the internal oscillator block to produce faster device clock speeds than are normally possible with the internal oscillator sources. When enabled, the PLL produces a clock speed of 16 MHz or 32 MHz.

Unlike HSPLL mode, the PLL is controlled through software. The control bit, PLLEN (OSCTUNE<6>), is used to enable or disable its operation.

The PLL is available when the device is configured to use the internal oscillator block as its primary clock source (FOSC3:FOSC0 = 1001 or 1000). Additionally, the PLL will only function when the selected output frequency is either 4 MHz or 8 MHz (OSCCON<6:4> = 111 or 110). If both of these conditions are not met, the PLL is disabled, and the PLLEN bit remains clear (writes are ignored).

2.6.5 INTOSC FREQUENCY DRIFT

The factory calibrates the internal oscillator block output (INTOSC) for 8 MHz. However, this frequency may drift as VDD or temperature changes, and can affect the controller operation in a variety of ways. It is possible to adjust the INTOSC frequency by modifying the value in the OSCTUNE register. Depending on the device, this may have no effect on the INTRC clock source frequency.

Tuning the INTOSC source requires knowing when to make the adjustment, in which direction it should be made and in some cases, how large a change is needed. Three compensation techniques are discussed in Section 2.6.5.1 "Compensating with the USART", Section 2.6.5.2 "Compensating with the Timers" and Section 2.6.5.3 "Compensating with the CCP Module in Capture Mode", but other techniques may be used.

REGISTER 2-1: OSCTUNE: OSCILLATOR TUNING REGISTER

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INTSRC	PLLEN ⁽¹⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0
bit 7							bit 0

bit 7 INTSRC: Internal Oscillator Low-Frequency Source Select bit

1 = 31.25 kHz device clock derived from 8 MHz INTOSC source (divide-by-256 enabled)

0 = 31 kHz device clock derived directly from INTRC internal oscillator

bit 6 PLLEN: Frequency Multiplier PLL for INTOSC Enable bit⁽¹⁾

1 = PLL enabled for INTOSC (4 MHz and 8 MHz only)

0 = PLL disabled

Note 1: Available only in certain oscillator configurations; otherwise, this bit is unavailable and reads as '0'. See **Section 2.6.4 "PLL in INTOSC Modes"** for details.

bit 5 **Unimplemented:** Read as '0'

bit 4-0 TUN4:TUN0: Frequency Tuning bits

01111 = Maximum frequency

•

00001

00000 = Center frequency. Oscillator module is running at the calibrated frequency.

11111

•

10000 = Minimum frequency

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.6.5.1 Compensating with the USART

An adjustment may be required when the USART begins to generate framing errors or receives data with errors while in Asynchronous mode. Framing errors indicate that the device clock frequency is too high. To adjust for this, decrement the value in OSCTUNE to reduce the clock frequency. On the other hand, errors in data may suggest that the clock speed is too low. To compensate, increment OSCTUNE to increase the clock frequency.

2.6.5.2 Compensating with the Timers

This technique compares device clock speed to some reference clock. Two timers may be used; one timer is clocked by the peripheral clock, while the other is clocked by a fixed reference source, such as the Timer1 oscillator.

Both timers are cleared, but the timer clocked by the reference generates interrupts. When an interrupt occurs, the internally clocked timer is read and both timers are cleared. If the internally clocked timer value is much greater than expected, then the internal oscillator block is running too fast. To adjust for this, decrement the OSCTUNE register.

2.6.5.3 Compensating with the CCP Module in Capture Mode

A CCP module can use free running Timer1 (or Timer3), clocked by the internal oscillator block and an external event with a known period (i.e., AC power frequency). The time of the first event is captured in the CCPRxH:CCPRxL registers and is recorded for use later. When the second event causes a capture, the time of the first event is subtracted from the time of the second event. Since the period of the external event is known, the time difference between events can be calculated.

If the measured time is much greater than the calculated time, the internal oscillator block is running too fast. To compensate, decrement the OSCTUNE register. If the measured time is much less than the calculated time, the internal oscillator block is running too slow. To compensate, increment the OSCTUNE register.

2.7 Clock Sources and Oscillator Switching

Like previous PIC18 devices, the PIC18F6627/6722/8627/8722 family includes a feature that allows the device clock source to be switched from the main oscillator to an alternate clock source. PIC18F6627/6722/8627/8722 devices offer two alternate clock sources. When an alternate clock source is enabled, the various power-managed operating modes are available.

Essentially, there are three clock sources for these devices:

- · Primary oscillators
- Secondary oscillators
- · Internal oscillator block

The **primary oscillators** include the External Crystal and Resonator modes, the External RC modes, the External Clock modes and the internal oscillator block. The particular mode is defined by the FOSC3:FOSC0 configuration bits. The details of these modes are covered earlier in this chapter.

The **secondary oscillators** are those external sources not connected to the OSC1 or OSC2 pins. These sources may continue to operate even after the controller is placed in a power-managed mode.

PIC18F6627/6722/8627/8722 devices offer the Timer1 oscillator as a secondary oscillator. This oscillator, in all power-managed modes, is often the time base for functions such as a real-time clock.

Most often, a 32.768 kHz watch crystal is connected between the RC0/T10S0/T13CKI and RC1/T10SI pins. Like the LP mode oscillator circuit, loading capacitors are also connected from each pin to ground.

The Timer1 oscillator is discussed in greater detail in **Section 13.3** "Timer1 Oscillator".

In addition to being a primary clock source, the **internal oscillator block** is available as a power-managed mode clock source. The INTRC source is also used as the clock source for several special features, such as the WDT and Fail-Safe Clock Monitor.

The clock sources for the PIC18F6627/6722/8627/8722 devices are shown in Figure 2-11. See **Section 25.0** "**Special Features of the CPU**" for Configuration register details.




FIGURE 2-11: PIC18F6627/6722/8627/8722 CLOCK DIAGRAM

2.7.1 OSCILLATOR CONTROL REGISTER

The OSCCON register (Register 2-2) controls several aspects of the device clock's operation, both in full power operation and in power-managed modes.

The System Clock Select bits, SCS1:SCS0, select the clock source. The available clock sources are the primary clock (defined by the FOSC3:FOSC0 configuration bits), the secondary clock (Timer1 oscillator) and the internal oscillator block. The clock source changes immediately after either of the SCSI:SCSO bits are changed, following a brief clock transition interval. The SCS bits are reset on all forms of Reset.

The Internal Oscillator Frequency Select bits (IRCF2:IRCF0) select the frequency output of the internal oscillator block to drive the device clock. The choices are the INTRC source (31 kHz), the INTOSC source (8 MHz) or one of the frequencies derived from the INTOSC postscaler (31.25 kHz to 4 MHz). If the internal oscillator block is supplying the device clock, changing the states of these bits will have an immediate change on the internal oscillator's output. On device Resets, the default output frequency of the internal oscillator block is set at 1 MHz.

When a nominal output frequency of 31 kHz is selected (IRCF2:IRCF0 = 000), users may choose which internal oscillator acts as the source. This is done with the INTSRC bit in the OSCTUNE register (OSCTUNE<7>). Setting this bit selects INTOSC as a 31.25 kHz clock source derived from the INTOSC postscaler. Clearing INTSRC selects INTRC (nominally 31 kHz) as the clock source, and disables the INTOSC to reduce current consumption.

This option allows users to select the tunable and more precise INTOSC as a clock source, while maintaining power savings with a very low clock speed. Additionally, the INTOSC source will already be stable should a switch to a higher frequency be needed quickly. Regardless of the setting of INTSRC, INTRC always remains the clock source for features such as the Watchdog Timer and the Fail-Safe Clock Monitor.

The OSTS, IOFS and T1RUN bits indicate which clock source is currently providing the device clock. The OSTS bit indicates that the Oscillator Start-up Timer and PLL Start-up Timer (if enabled) have timed out, and the primary clock is providing the device clock in primary clock modes. The IOFS bit indicates when the internal oscillator block has stabilized and is providing the device clock in RC Clock modes. The T1RUN bit (T1CON<6>) indicates when the Timer1 oscillator is providing the device clock in secondary clock modes. In power-managed modes, only one of these three bits will be set at any time. If none of these bits are set, the INTRC is providing the clock or the internal oscillator block has just started and is not yet stable.

The IDLEN bit controls whether the device goes into Sleep mode or one of the Idle modes when the SLEEP instruction is executed.

The use of the flag and control bits in the OSCCON register is discussed in more detail in **Section 3.0** "Power-Managed Modes".

- Note 1: The Timer1 oscillator must be enabled to select the secondary clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 Control register (T1CON<3>). If the Timer1 oscillator is not enabled, then any attempt to select a secondary clock source will be ignored.
 - 2: It is recommended that the Timer1 oscillator be operating and stable before selecting the secondary clock source or a very long delay may occur while the Timer1 oscillator starts.

2.7.2 OSCILLATOR TRANSITIONS

PIC18F6627/6722/8627/8722 devices contain circuitry to prevent clock "glitches" when switching between clock sources. A short pause in the device clock occurs during the clock switch. The length of this pause is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Clock transitions are discussed in greater detail in Section 3.1.2 "Entering power-managed Modes".

OSCCON: OSCILLATOR CONTROL REGISTER REGISTER 2-2:

R/W-0	R/W-1	R/W-0	R/W-0	R ⁽¹⁾	R-0	R/W-0	R/W-0
IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0
bit 7							bit 0

bit 0

- bit 7 **IDLEN:** Idle Enable bit
 - 1 = Device enters an idle mode when a SLEEP instruction is executed
 - 0 = Device enters Sleep mode when a SLEEP instruction is executed
- bit 6-4 IRCF2:IRCF0: Internal Oscillator Frequency Select bits⁽⁵⁾
 - 111 = 8 MHz (INTOSC drives clock directly)
 - 110 = 4 MHz
 - 101 = 2 MHz
 - $100 = 1 \text{ MHz}^{(3)}$
 - 011 = 500 kHz
 - 010 = 250 kHz
 - 001 = **125** kHz
 - 000 = 31 kHz (from either INTOSC/256 or INTRC directly)(2)
- **OSTS:** Oscillator Start-up Time-out Status bit⁽¹⁾ bit 3
 - 1 = Oscillator start-up time-out timer (OST) has expired; primary oscillator is running
 - 0 = Oscillator start-up time-out timer (OST) is running; primary oscillator is not ready
- IOFS: INTOSC Frequency Stable bit bit 2
 - 1 = INTOSC frequency is stable
 - 0 = INTOSC frequency is not stable
- bit 1-0 SCS1:SCS0: System Clock Select bits(4)
 - 1x = Internal oscillator block
 - 01 = Secondary (Timer1) oscillator
 - 00 = Primary oscillator
 - Note 1: Reset state depends on state of the IESO configuration bit.
 - 2: Source selected by the INTSRC bit (OSCTUNE<7>), see text.
 - 3: Default output frequency of INTOSC on Reset.
 - 4: Modifying the SCSI:SCSO bits will cause an immediate clock source switch.
 - 5: Modifying the IRCF3:IRCF0 bits will cause an immediate clock frequency switch if the internal oscillator is providing the device clocks.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

2.8 Effects of Power-Managed Modes on the Various Clock Sources

When PRI_IDLE mode is selected, the configured oscillator continues to run without interruption. For all other power-managed modes, the oscillator using the OSC1 pin is disabled. The OSC1 pin (and OSC2 pin in crystal oscillator modes) will stop oscillating.

In secondary clock modes (SEC_RUN and SEC_IDLE), the Timer1 oscillator is operating and providing the device clock. The Timer1 oscillator may also run in all power-managed modes if required to clock Timer1 or Timer3.

In internal oscillator modes (RC_RUN and RC_IDLE), the internal oscillator block provides the device clock source. The 31 kHz INTRC output can be used directly to provide the clock and may be enabled to support various special features, regardless of the power-managed mode (see Section 25.2 "Watchdog Timer (WDT)" and Section 25.4 "Fail-Safe Clock Monitor" for more information). The INTOSC output at 8 MHz may be used directly to clock the device or may be divided down by the postscaler. The INTOSC output is disabled if the clock is provided directly from the INTRC output. The INTOSC output is also enabled for Two-Speed Start-up at 1 MHz after resets, and when configured for wake from Sleep mode.

If the Sleep mode is selected, all clock sources are stopped. Since all the transistor switching currents have been stopped, Sleep mode achieves the lowest current consumption of the device (only leakage currents).

Enabling any on-chip feature that will operate during Sleep will increase the current consumed during Sleep. The INTRC is required to support WDT operation. The Timer1 oscillator may be operating to support a real-time clock. Other features may be operating that do not require a device clock source (i.e., SSP slave, PSP, INTn pins and others). Peripherals that may add significant current consumption are listed in **Section 28.2 "DC Characteristics"**.

2.9 Power-up Delays

Power-up delays are controlled by two or three timers, so that no external Reset circuitry is required for most applications. The delays ensure that the device is kept in Reset until the device power supply is stable under normal circumstances and the primary clock is operating and stable. For additional information on power-up delays, see **Section 4.5** "**Device Reset Timers**".

The first timer is the Power-up Timer (PWRT), which provides a fixed delay on power-up (parameter 33, Table 28-12). It is enabled by clearing (= 0) the PWRTEN configuration bit (CONFIG2L<0>).

2.9.1 DELAYS FOR POWER-UP AND RETURN TO PRIMARY CLOCK

The second timer is the Oscillator Start-up Timer (OST), intended to delay execution until the crystal oscillator is stable (LP, XT and HS modes). The OST does this by counting 1024 oscillator cycles before allowing the oscillator to clock the device.

When the HSPLL Oscillator mode is selected, a third timer delays execution for an additional 2 ms, following the HS mode OST delay, so the PLL can lock to the incoming clock frequency. At the end of these delays, the OSTS bit (OSCCON<3>) is set.

There is a delay of interval TCSD (parameter 38, Table 28-12), once exeuction is allowed to start, when the controller becomes ready to execute instructions. This delay runs concurrently with any other delays. This may be the only delay that occurs when any of the EC, RC or INTIO modes are used as the primary clock source.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC, INTIO1	Floating, external resistor pulls high	At logic low (clock/4 output)
RCIO	Floating, external resistor pulls high	Configured as PORTA, bit 6
INTIO2	Configured as PORTA, bit 7	Configured as PORTA, bit 6
ECIO	Floating, driven by external clock	Configured as PORTA, bit 6
EC	Floating, driven by external clock	At logic low (clock/4 output)
LP, XT and HS	Feedback inverter disabled at quiescent voltage level	Feedback inverter disabled at quiescent voltage level

Note: See Table 4-2 in Section 4.0 "Reset" for time-outs due to Sleep and MCLR Reset.

3.0 POWER-MANAGED MODES

PIC18F6627/6722/8627/8722 devices offer a total of seven operating modes for more efficient power management. These modes provide a variety of options for selective power conservation in applications where resources may be limited (i.e., battery-powered devices).

There are three categories of power-managed modes:

- Run modes
- · Idle modes
- · Sleep mode

These categories define which portions of the device are clocked and sometimes, what speed. The Run and Idle modes may use any of the three available clock sources (primary, secondary or internal oscillator block); the Sleep mode does not use a clock source.

The power-managed modes include several power-saving features offered on previous PICmicro devices. One is the clock switching feature, offered in other PIC18 devices, allowing the controller to use the Timer1 oscillator in place of the primary oscillator. Also included is the Sleep mode, offered by all PICmicro devices, where all device clocks are stopped.

3.1 Selecting Power-Managed Modes

Selecting a power-managed mode requires two decisions: if the CPU is to be clocked or not and the selection of a clock source. The IDLEN bit (OSCCON<7>) controls CPU clocking, while the SCS1:SCS0 bits (OSCCON<1:0>) select the clock source. The individual modes, bit settings, clock sources and affected modules are summarized in Table 3-1.

3.1.1 CLOCK SOURCES

The SCS1:SCS0 bits allow the selection of one of three clock sources for power-managed modes. They are:

- the primary clock, as defined by the FOSC3:FOSC0 configuration bits
- the secondary clock (the Timer1 oscillator)
- the internal oscillator block (for INTOSC modes)

3.1.2 ENTERING POWER-MANAGED MODES

Switching from one power-managed mode to another begins by loading the OSCCON register. The SCS1:SCS0 bits select the clock source and determine which Run or Idle mode is to be used. Changing these bits causes an immediate switch to the new clock source, assuming that it is running. The switch may also be subject to clock transition delays. These are discussed in Section 3.1.3 "Clock Transitions and Status Indicators" and subsequent sections.

Entry to the power-managed Idle or Sleep modes is triggered by the execution of a SLEEP instruction. The actual mode that results depends on the status of the IDLEN bit.

Depending on the current mode and the mode being switched to, a change to a power-managed mode does not always require setting all of these bits. Many transitions may be done by changing the oscillator select bits, or changing the IDLEN bit, prior to issuing a SLEEP instruction. If the IDLEN bit is already configured correctly, it may only be necessary to perform a SLEEP instruction to switch to the desired mode.

TABLE 3-1: POWER-MANAGED MODES

	osco	CON Bits	Module	Clocking			
Mode	IDLEN ⁽¹⁾ <7>	SCS1:SCS0 <1:0>	CPU	Peripherals	Available Clock and Oscillator Source		
Sleep	0	N/A	Off	Off	None – All clocks are disabled		
PRI_RUN	N/A	00	Clocked	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC and Internal Oscillator Block ⁽²⁾ . This is the normal full power execution mode.		
SEC_RUN	N/A	01	Clocked	Clocked	Secondary - Timer1 Oscillator		
RC_RUN	N/A	1x	Clocked	Clocked	Internal Oscillator Block ⁽²⁾		
PRI_IDLE	1	0.0	Off	Clocked	Primary – LP, XT, HS, HSPLL, RC, EC		
SEC_IDLE	1	01	Off	Clocked	Secondary - Timer1 Oscillator		
RC_IDLE	1	1x	Off	Clocked	Internal Oscillator Block ⁽²⁾		

Note 1: IDLEN reflects its value when the SLEEP instruction is executed.

2: Includes INTOSC and INTOSC postscaler, as well as the INTRC source.

3.1.3 CLOCK TRANSITIONS AND STATUS INDICATORS

The length of the transition between clock sources is the sum of two cycles of the old clock source and three to four cycles of the new clock source. This formula assumes that the new clock source is stable.

Three bits indicate the current clock source and its status. They are:

- OSTS (OSCCON<3>)
- IOFS (OSCCON<2>)
- T1RUN (T1CON<6>)

In general, only one of these bits will be set while in a given power-managed mode. When the OSTS bit is set, the primary clock is providing the device clock. When the IOFS bit is set, the INTOSC output is providing a stable 8 MHz clock source to a divider that actually drives the device clock. When the T1RUN bit is set, the Timer1 oscillator is providing the clock. If none of these bits are set, then either the INTRC clock source is clocking the device, or the INTOSC source is not yet stable.

If the internal oscillator block is configured as the primary clock source by the FOSC3:FOSC0 configuration bits, then both the OSTS and IOFS bits may be set when in PRI_RUN or PRI_IDLE modes. This indicates that the primary clock (INTOSC output) is generating a stable 8 MHz output. Entering another INTOSC power-managed mode at the same frequency would clear the OSTS bit.

- Note 1: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.
 - 2: Executing a SLEEP instruction does not necessarily place the device into Sleep mode. It acts as the trigger to place the controller into either the Sleep mode or one of the Idle modes, depending on the setting of the IDLEN bit.

3.1.4 MULTIPLE SLEEP COMMANDS

The power-managed mode that is invoked with the SLEEP instruction is determined by the setting of the IDLEN bit at the time the instruction is executed. If another SLEEP instruction is executed, the device will enter the power-managed mode specified by IDLEN at that time. If IDLEN has changed, the device will enter the new power-managed mode specified by the new setting.

3.2 Run Modes

In the Run modes, clocks to both the core and peripherals are active. The difference between these modes is the clock source.

3.2.1 PRI RUN MODE

The PRI_RUN mode is the normal, full power execution mode of the microcontroller. This is also the default mode upon a device Reset, unless Two-Speed Start-up is enabled (see **Section 25.3** "**Two-Speed Start-up**" for details). In this mode, the OSTS bit is set. The IOFS bit may be set if the internal oscillator block is the primary clock source (see **Section 2.7.1** "Oscillator Control Register").

3.2.2 SEC RUN MODE

result.

continues to run.

The SEC_RUN mode is the compatible mode to the "clock switching" feature offered in other PIC18 devices. In this mode, the CPU and peripherals are clocked from the Timer1 oscillator. This gives users the option of lower power consumption while still using a high accuracy clock source.

SEC_RUN mode is entered by setting the SCS1:SCS0 bits to '01'. The device clock source is switched to the Timer1 oscillator (see Figure 3-1), the primary oscillator is shut down, the T1RUN bit (T1CON<6>) is set and the OSTS bit is cleared.

Note: The Timer1 oscillator should already be running prior to entering SEC_RUN mode. If the T1OSCEN bit is not set when the SCS1:SCS0 bits are set to '01', entry to SEC_RUN mode will not occur. If the Timer1 oscillator is enabled, but not yet running, device clocks will be delayed until the oscillator has started; in such situations, initial oscillator operation is far from

On transitions from SEC_RUN mode to PRI_RUN, the peripherals and CPU continue to be clocked from the Timer1 oscillator while the primary clock is started. When the primary clock becomes ready, a clock switch back to the primary clock occurs (see Figure 3-2). When the clock switch is complete, the T1RUN bit is cleared, the OSTS bit is set and the primary clock is providing the clock. The IDLEN and SCS bits are not

affected by the wake-up; the Timer1 oscillator

stable and unpredictable operation may

FIGURE 3-1: TRANSITION TIMING FOR ENTRY TO SEC RUN MODE





FIGURE 3-2: TRANSITION TIMING FROM SEC_RUN MODE TO PRI_RUN MODE (HSPLL)



3.2.3 RC_RUN MODE

In RC_RUN mode, the CPU and peripherals are clocked from the internal oscillator block using the INTOSC multiplexer. In this mode, the primary clock is shut down. When using the INTRC source, this mode provides the best power conservation of all the Run modes, while still executing code. It works well for user applications which are not highly timing sensitive or do not require high-speed clocks at all times.

If the primary clock source is the internal oscillator block (either INTRC or INTOSC), there are no distinguishable differences between PRI_RUN and RC_RUN modes during execution. However, a clock switch delay will occur during entry to and exit from RC_RUN mode. Therefore, if the primary clock source is the internal oscillator block, the use of RC_RUN mode is not recommended.

This mode is entered by setting the SCS1 bit to '1'. Although it is ignored, it is recommended that the SCS0 bit also be cleared; this is to maintain software compatibility with future devices. When the clock source is switched to the INTOSC multiplexer (see Figure 3-3), the primary oscillator is shut down and the OSTS bit is cleared. The IRCF bits may be modified at any time to immediately change the clock speed.

Note: Caution should be used when modifying a single IRCF bit. If VDD is less than 3V, it is possible to select a higher clock speed than is supported by the low VDD. Improper device operation may result if the VDD/Fosc specifications are violated.

If the IRCF bits and the INTSRC bit are all clear, the INTOSC output is not enabled and the IOFS bit will remain clear; there will be no indication of the current clock source. The INTRC source is providing the device clocks.

If the IRCF bits are changed from all clear (thus, enabling the INTOSC output) or if INTSRC is set, the IOFS bit becomes set after the INTOSC output becomes stable. Clocks to the device continue while the INTOSC source stabilizes after an interval of TIOBST (parameter 39, Table 28-12).

If the IRCF bits were previously at a non-zero value, or if INTSRC was set before setting SCS1 and the INTOSC source was already stable, the IOFS bit will remain set.

On transitions from RC_RUN mode to PRI_RUN mode, the device continues to be clocked from the INTOSC multiplexer while the primary clock is started. When the primary clock becomes ready, a clock switch to the primary clock occurs (see Figure 3-4). When the clock switch is complete, the IOFS bit is cleared, the OSTS bit is set and the primary clock is providing the device clock. The IDLEN and SCS bits are not affected by the switch. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

FIGURE 3-3: TRANSITION TIMING TO RC RUN MODE





FIGURE 3-4: TRANSITION TIMING FROM RC_RUN MODE TO PRI_RUN MODE



3.3 Sleep Mode

The power-managed Sleep mode in the PIC18F6627/6722/8627/8722 devices is identical to the legacy Sleep mode offered in all other PICmicro devices. It is entered by clearing the IDLEN bit (the default state on device Reset) and executing the SLEEP instruction. This shuts down the selected oscillator (Figure 3-5). All clock source status bits are cleared.

Entering the Sleep mode from any other mode does not require a clock switch. This is because no clocks are needed once the controller has entered Sleep. If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

When a wake event occurs in Sleep mode (by interrupt, Reset or WDT time-out), the device will not be clocked until the clock source selected by the SCS1:SCS0 bits becomes ready (see Figure 3-6), or it will be clocked from the internal oscillator block if either the Two-Speed Start-up or the Fail-Safe Clock Monitor are enabled (see Section 25.0 "Special Features of the CPU"). In either case, the OSTS bit is set when the primary clock is providing the device clocks. The IDLEN and SCS bits are not affected by the wake-up.

3.4 Idle Modes


The Idle modes allow the controller's CPU to be selectively shut down while the peripherals continue to operate. Selecting a particular Idle mode allows users to further manage power consumption.


If the IDLEN bit is set to a '1' when a SLEEP instruction is executed, the peripherals will be clocked from the clock source selected using the SCS1:SCS0 bits; however, the CPU will not be clocked. The clock source status bits are not affected. Setting IDLEN and executing a SLEEP instruction provides a quick method of switching from a given Run mode to its corresponding Idle mode.

If the WDT is selected, the INTRC source will continue to operate. If the Timer1 oscillator is enabled, it will also continue to run.

Since the CPU is not executing instructions, the only exits from any of the Idle modes are by interrupt, WDT time-out or a Reset. When a wake event occurs, CPU execution is delayed by an interval of TCSD (parameter 38, Table 28-12) while it becomes ready to execute code. When the CPU begins executing code, it resumes with the same clock source for the current Idle mode. For example, when waking from RC_IDLE mode, the internal oscillator block will clock the CPU and peripherals (in other words, RC_RUN mode). The IDLEN and SCS bits are not affected by the wake-up.

While in any Idle mode or the Sleep mode, a WDT time-out will result in a WDT wake-up to the Run mode currently specified by the SCS1:SCS0 bits.





3.4.1 PRI_IDLE MODE

This mode is unique among the three low-power Idle modes, in that it does not disable the primary device clock. For timing sensitive applications, this allows for the fastest resumption of device operation with its more accurate primary clock source, since the clock source does not have to "warm-up" or transition from another oscillator.

PRI_IDLE mode is entered from PRI_RUN mode by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set IDLEN first, then clear the SCS bits and execute SLEEP. Although the CPU is disabled, the peripherals continue to be clocked from the primary clock source specified by the FOSC3:FOSC0 configuration bits. The OSTS bit remains set (see Figure 3-7).

When a wake event occurs, the CPU is clocked from the primary clock source. A delay of interval TCSD (parameter 39, Table 28-12) is required between the wake event and when code execution starts. This is required to allow the CPU to become ready to execute instructions. After the wake-up, the OSTS bit remains set. The IDLEN and SCS bits are not affected by the wake-up (see Figure 3-8).

3.4.2 SEC_IDLE MODE

In SEC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the Timer1 oscillator. This mode is entered from SEC_RUN by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, set the IDLEN bit first, then set the SCS1:SCS0 bits to '01' and execute SLEEP. When the clock source is switched to the Timer1 oscillator, the primary oscillator is shut down, the OSTS bit is cleared and the T1RUN bit is set.

When a wake event occurs, the peripherals continue to be clocked from the Timer1 oscillator. After an interval of TCSD following the wake event, the CPU begins executing code being clocked by the Timer1 oscillator. The IDLEN and SCS bits are not affected by the wake-up; the Timer1 oscillator continues to run (see Figure 3-8).

Note: The Timer1 oscillator should already be running prior to entering SEC_IDLE mode. If the T1OSCEN bit is not set when the SLEEP instruction is executed, the SLEEP instruction will be ignored and entry to SEC_IDLE mode will not occur. If the Timer1 oscillator is enabled but not yet running, peripheral clocks will be delayed until the oscillator has started. In such situations, initial oscillator operation is far from stable and unpredictable operation may result.







FIGURE 3-8: TRANSITION TIMING FOR WAKE FROM IDLE TO RUN MODE



3.4.3 RC IDLE MODE

In RC_IDLE mode, the CPU is disabled but the peripherals continue to be clocked from the internal oscillator block using the INTOSC multiplexer. This mode allows for controllable power conservation during Idle periods.

From RC_RUN, this mode is entered by setting the IDLEN bit and executing a SLEEP instruction. If the device is in another Run mode, first set IDLEN, then set the SCS1 bit and execute SLEEP. Although its value is ignored, it is recommended that SCS0 also be cleared; this is to maintain software compatibility with future devices. The INTOSC multiplexer may be used to select a higher clock frequency by modifying the IRCF bits before executing the SLEEP instruction. When the clock source is switched to the INTOSC multiplexer, the primary oscillator is shut down and the OSTS bit is cleared.

If the IRCF bits are set to any non-zero value, or the INTSRC bit is set, the INTOSC output is enabled. The IOFS bit becomes set, after the INTOSC output becomes stable, after an interval of TIOBST (parameter 39, Table 28-12). Clocks to the peripherals continue while the INTOSC source stabilizes. If the IRCF bits were previously at a non-zero value, or INTSRC was set before the SLEEP instruction was executed and the INTOSC source was already stable, the IOFS bit will remain set. If the IRCF bits and INTSRC are all clear, the INTOSC output will not be enabled, the IOFS bit will remain clear and there will be no indication of the current clock source.

When a wake event occurs, the peripherals continue to be clocked from the INTOSC multiplexer. After a delay of TCSD (parameter 38, Table 28-12) following the wake event, the CPU begins executing code being clocked by the INTOSC multiplexer. The IDLEN and SCS bits are not affected by the wake-up. The INTRC source will continue to run if either the WDT or the Fail-Safe Clock Monitor is enabled.

3.5 Exiting Idle and Sleep Modes

An exit from Sleep mode or any of the Idle modes is triggered by an interrupt, a Reset or a WDT time-out. This section discusses the triggers that cause exits from power-managed modes. The clocking subsystem actions are discussed in each of the power-managed modes (see Section 3.2 "Run Modes", Section 3.3 "Sleep Mode" and Section 3.4 "Idle Modes").

3.5.1 EXIT BY INTERRUPT

Any of the available interrupt sources can cause the device to exit from an Idle mode or the Sleep mode to a Run mode. To enable this functionality, an interrupt source must be enabled by setting its enable bit in one of the INTCON or PIE registers. The exit sequence is initiated when the corresponding interrupt flag bit is set.

On all exits from Idle or Sleep modes by interrupt, code execution branches to the interrupt vector if the GIE/GIEH bit (INTCON<7>) is set. Otherwise, code execution continues or resumes without branching (see Section 10.0 "Interrupts").

A fixed delay of interval TCSD following the wake event is required when leaving Sleep and Idle modes. This delay is required for the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

3.5.2 EXIT BY WDT TIME-OUT

A WDT time-out will cause different actions depending on which power-managed mode the device is in when the time-out occurs.

If the device is not executing code (all Idle modes and Sleep mode), the time-out will result in an exit from the power-managed mode (see Section 3.2 "Run Modes" and Section 3.3 "Sleep Mode"). If the device is executing code (all Run modes), the time-out will result in a WDT Reset (see Section 25.2 "Watchdog Timer (WDT)").

The WDT timer and postscaler are cleared by executing a SLEEP or CLRWDT instruction, the loss of a currently selected clock source (if the Fail-Safe Clock Monitor is enabled) and modifying the IRCF bits in the OSCCON register if the internal oscillator block is the device clock source.

3.5.3 EXIT BY RESET

Normally, the device is held in Reset by the Oscillator Start-up Timer (OST) until the primary clock becomes ready. At that time, the OSTS bit is set and the device begins executing code. If the internal oscillator block is the new clock source, the IOFS bit is set instead.

The exit delay time from Reset to the start of code execution depends on both the clock sources before and after the wake-up and the type of oscillator if the new clock source is the primary clock. Exit delays are summarized in Table 3-2.

Code execution can begin before the primary clock becomes ready. If either the Two-Speed Start-up (see Section 25.3 "Two-Speed Start-up") or Fail-Safe Clock Monitor (see Section 25.4 "Fail-Safe Clock Monitor") is enabled, the device may begin execution as soon as the Reset source has cleared. Execution is clocked by the INTOSC multiplexer driven by the internal oscillator block. Execution is clocked by the internal oscillator block until either the primary clock becomes ready or a power-managed mode is entered before the primary clock becomes ready; the primary clock is then shut down.

3.5.4 EXIT WITHOUT AN OSCILLATOR START-UP DELAY

Certain exits from power-managed modes do not invoke the OST at all. There are two cases:

- PRI_IDLE mode, where the primary clock source is not stopped and
- the primary clock source is not any of the LP, XT, HS or HSPLL modes.

In these instances, the primary clock source either does not require an oscillator start-up delay since it is already running (PRI_IDLE), or normally does not require an oscillator start-up delay (RC, EC and INTIO Oscillator modes). However, a fixed delay of interval TCSD following the wake event is still required when leaving Sleep and Idle modes to allow the CPU to prepare for execution. Instruction execution resumes on the first clock cycle following this delay.

TABLE 3-2: EXIT DELAY ON WAKE-UP BY RESET FROM SLEEP MODE OR ANY IDLE MODE (BY CLOCK SOURCES)

Clock Source before Wake-up	Clock Source after Wake-up	Exit Delay	Clock Ready Status Bit (OSCCON)		
	LP, XT, HS				
Primary Device Clock	HSPLL	TCSD ⁽¹⁾	OSTS		
(PRI_IDLE mode)	EC, RC	ICSD()			
	INTOSC ⁽²⁾		IOFS		
	LP, XT, HS	Tost ⁽³⁾			
T1OSC or INTRC ⁽¹⁾	HSPLL	Tost + t _{rc} (3)	OSTS		
TIOSC OF INTROV	EC, RC	Tcsp ⁽¹⁾			
	INTOSC ⁽¹⁾	Tiobst ⁽⁴⁾	IOFS		
	LP, XT, HS	Tost ⁽⁴⁾			
INTOSC ⁽²⁾	HSPLL	Tost + t _{rc} (3)	OSTS		
INTOSC (-)	EC, RC	Tcsp ⁽¹⁾			
	INTOSC ⁽¹⁾	None	IOFS		
	LP, XT, HS	Tost ⁽³⁾			
None	HSPLL	Tost + t _{rc} (3)	OSTS		
(Sleep mode)	EC, RC	Tcsp ⁽¹⁾			
	INTOSC ⁽¹⁾	Tiobst ⁽⁴⁾	IOFS		

Note 1: TCSD (parameter 38, Table 28-12) is a required delay when waking from Sleep and all Idle modes and runs concurrently with any other required delays (see **Section 3.4 "Idle Modes"**). On Reset, INTOSC defaults to 1 MHz.

- 2: Includes both the INTOSC 8 MHz source and postscaler derived frequencies.
- **3:** Tost is the Oscillator Start-up Timer (parameter 32, Table 28-12). t_{rc} is the PLL Lock-out Timer (parameter F12, Table 28-7); it is also designated as TPLL.
- 4: Execution continues during TIOBST (parameter 39, Table 28-12), the INTOSC stabilization period.

4.0 RESET

The PIC18F6627/6722/8627/8722 devices differentiate between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during power-managed modes
- d) Watchdog Timer (WDT) Reset (during execution)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- a) Stack Full Reset
- h) Stack Underflow Reset

This section discusses Resets generated by MCLR, POR and BOR and covers the operation of the various start-up timers. Stack Reset events are covered in Section 5.1.3.4 "Stack Full and Underflow Resets". WDT Resets are covered in Section 25.2 "Watchdog Timer (WDT)".


A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 4-1.

4.1 RCON Register

Device Reset events are tracked through the RCON register (Register 4-1). The lower five bits of the register indicate that a specific Reset event has occurred. In most cases, these bits can only be cleared by the event and must be set by the application after the event. The state of these flag bits, taken together, can be read to indicate the type of Reset that just occurred. This is described in more detail in **Section 4.6** "**Reset State of Registers**".

The RCON register also has control bits for setting interrupt priority (IPEN) and software control of the BOR (SBOREN). Interrupt priority is discussed in Section 10.0 "Interrupts". BOR is covered in Section 4.4 "Brown-out Reset (BOR)".

FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT



REGISTER 4-1: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1 ⁽¹⁾	U-0	R/W-1	R-1	R-1	R/W-0 ⁽²⁾	R/W-0
IPEN	SBOREN	-	RI	TO	PD	POR	BOR
bit 7							bit 0

IPEN: Interrupt Priority Enable bit

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

bit 6 SBOREN: BOR Software Enable bit⁽¹⁾

If BOREN1:BOREN0 = 01:

1 = BOR is enabled

bit 7

0 = BOR is disabled

If BOREN1:BOREN0 = 00, 10 or 11:

Bit is disabled and read as '0'.

bit 5 Unimplemented: Read as '0'

bit 4 RI: RESET Instruction Flag bit

1 = The RESET instruction was not executed (set by firmware only)

0 = The RESET instruction was executed causing a device Reset (must be set in software after a Brown-out Reset occurs)

bit 3 TO: Watchdog Time-out Flag bit

1 = Set by power-up, CLRWDT instruction or SLEEP instruction

0 = A WDT time-out occurred

bit 2 PD: Power-down Detection Flag bit

1 = Set by power-up or by the CLRWDT instruction

0 = Set by execution of the SLEEP instruction

bit 1 POR: Power-on Reset Status bit⁽²⁾

1 = A Power-on Reset has not occurred (set by firmware only)

0 = A Power-on Reset occurred (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

1 = A Brown-out Reset has not occurred (set by firmware only)

0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Note 1: If SBOREN is enabled, its Reset state is '1'; otherwise, it is '0'.

2: The actual Reset value of POR is determined by the type of device Reset. See the notes following this register and **Section 4.6** "**Reset State of Registers**" for additional information.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note 1: It is recommended that the POR bit be set after a Power-on Reset has been detected so that subsequent Power-on Resets may be detected.

2: Brown-out Reset is said to have occurred when BOR is '0' and POR is '1' (assuming that POR was set to '1' by software immediately after POR).

4.2 Master Clear (MCLR)

The MCLR pin provides a method for triggering an external Reset of the device. A Reset is generated by holding the pin low. These devices have a noise filter in the MCLR Reset path which detects and ignores small pulses.

The MCLR pin is not driven low by any internal Resets, including the WDT.

In PIC18F6627/6722/8627/8722 devices, the MCLR input can be disabled with the MCLRE configuration bit. When MCLR is disabled, the pin becomes a digital input. See **Section 11.5 "PORTE, TRISE and LATE Registers"** for more information.

4.3 Power-on Reset (POR)


A Power-on Reset pulse is generated on-chip whenever VDD rises above a certain threshold. This allows the device to start in the initialized state when VDD is adequate for operation.

To take advantage of the POR circuitry, tie the \overline{MCLR} pin through a resistor (1 k Ω to 10 k Ω) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004, **Section 28.1 "DC Characteristics"**). For a slow rise time, see Figure 4-2

When the device starts normal operation (i.e., exits the Reset condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

POR events are captured by the POR bit (RCON<1>). The state of the bit is set to '0' whenever a POR occurs; it does not change for any other Reset event. POR is not reset to '1' by any hardware event. To capture multiple events, the user manually resets the bit to '1' in software following any POR.

FIGURE 4-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)⁽¹⁾



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: $R < 40~k\Omega$ is recommended to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: $R1 \ge 1$ k Ω will limit any current flowing into \overline{MCLR} from external capacitor C, in the event of \overline{MCLR}/VPP pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

4.4 Brown-out Reset (BOR)

PIC18F6627/6722/8627/8722 devices implement a BOR circuit that provides the user with a number of configuration and power-saving options. The BOR is controlled by the BORV1:BORV0 and BOREN1:BOREN0 configuration bits. There are a total of four BOR configurations which are summarized in Table 4-1

The BOR threshold is set by the BORV1:BORV0 bits. If BOR is enabled (any values of BOREN1:BOREN0, except '00'), any drop of VDD below VBOR (parameter D005, **Section 28.1 "DC Characteristics"**) for greater than TBOR (parameter 35, Table 28-12) will reset the device. A Reset may or may not occur if VDD falls below VBOR for less than TBOR. The chip will remain in Brownout Reset until VDD rises above VBOR.

If the Power-up Timer is enabled, it will be invoked after VDD rises above VBOR; it then will keep the chip in Reset for an additional time delay, TPWRT (parameter 33, Table 28-12). If VDD drops below VBOR while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above VBOR, the Power-up Timer will execute the additional time delay.

BOR and the Power-on Timer (PWRT) are independently configured. Enabling BOR Reset does not automatically enable the PWRT.

4.4.1 SOFTWARE ENABLED BOR

When BOREN1:BOREN0 = 01, the BOR can be enabled or disabled by the user in software. This is done with the control bit, SBOREN (RCON<6>). Setting SBOREN enables the BOR to function as previously described. Clearing SBOREN disables the BOR entirely. The SBOREN bit operates only in this mode; otherwise it is read as '0'.

Placing the BOR under software control gives the user the additional flexibility of tailoring the application to its environment without having to reprogram the device to change the BOR configuration. It also allows the user to tailor device power consumption in software by eliminating the incremental current that the BOR consumes. While the BOR current is typically very small, it may have some impact in low-power applications.

Note: Even when BOR is under software control, the BOR Reset voltage level is still set by the BORV1:BORV0 configuration bits. It cannot be changed in software.

4.4.2 DETECTING BOR

When BOR is enabled, the $\overline{\text{BOR}}$ bit always resets to '0' on any BOR or POR event. This makes it difficult to determine if a BOR event has occurred just by reading the state of $\overline{\text{BOR}}$ alone. A more reliable method is to simultaneously check the state of both $\overline{\text{POR}}$ and $\overline{\text{BOR}}$. This assumes that the $\overline{\text{POR}}$ bit is reset to '1' in software immediately after any POR event. If $\overline{\text{BOR}}$ is '0' while $\overline{\text{POR}}$ is '1', it can be reliably assumed that a BOR event has occurred.

4.4.3 DISABLING BOR IN SLEEP MODE

When BOREN1:BOREN0 = 10, the BOR remains under hardware control and operates as previously described. Whenever the device enters Sleep mode, however, the BOR is automatically disabled. When the device returns to any other operating mode, BOR is automatically re-enabled.

This mode allows for applications to recover from brown-out situations, while actively executing code, when the device requires BOR protection the most. At the same time, it saves additional power in Sleep mode by eliminating the small incremental BOR current.

TABLE 4-1: BOR CONFIGURATIONS

BOR Con	BOR Configuration						
BOREN1 BOREN0		SBOREN (RCON<6>)	BOR Operation				
0	0	Unavailable	BOR disabled; must be enabled by reprogramming the configuration bits.				
0	1	Available	BOR enabled in software; operation controlled by SBOREN.				
1	0	Unavailable	BOR enabled in hardware in Run and Idle modes, disabled during Sleep mode.				
1	1 1 Unavailable		BOR enabled in hardware; must be disabled by reprogramming the configuration bits.				

4.5 Device Reset Timers

PIC18F6627/6722/8627/8722 devices incorporate three separate on-chip timers that help regulate the Power-on Reset process. Their main function is to ensure that the device clock is stable before code is executed. These timers are:

- Power-up Timer (PWRT)
- Oscillator Start-up Timer (OST)
- · PLL Lock Time-out

4.5.1 POWER-UP TIMER (PWRT)

The Power-up Timer (PWRT) of PIC18F6627/6722/8627/8722 devices is an 11-bit counter which uses the INTRC source as the clock input. While the PWRT is counting, the device is held in Reset.

The power-up time delay depends on the INTRC clock and will vary from chip-to-chip due to temperature and process variation. See DC parameter 33 in Table 28-12 for details.

The PWRT is enabled by clearing the $\overline{\text{PWRTEN}}$ configuration bit.

4.5.2 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 33, Table 28-12). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP, HS and HSPLL modes and only on Power-on Reset, or on exit from most power-managed modes.

4.5.3 PLL LOCK TIME-OUT

With the PLL enabled in its PLL mode, the time-out sequence following a Power-on Reset is slightly different from other oscillator modes. A separate timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out.

4.5.4 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows:

- 1. After the POR pulse has cleared, PWRT time-out is invoked (if enabled).
- 2. Then, the OST is activated.

The total time-out will vary based on oscillator configuration and the status of the PWRT. Figure 4-3, Figure 4-4, Figure 4-5, Figure 4-6 and Figure 4-7 all depict time-out sequences on power-up, with the Power-up Timer enabled and the device operating in HS Oscillator mode. Figures 4-3 through 4-6 also apply to devices operating in XT or LP modes. For devices in RC mode and with the PWRT disabled, on the other hand, there will be no time-out at all.

Since the time-outs occur from the POR pulse, if \overline{MCLR} is kept low long enough, all time-outs will expire. Bringing \overline{MCLR} high will begin execution immediately (Figure 4-5). This is useful for testing purposes or to synchronize more than one PIC18FXXXX device operating in parallel.

TABLE 4-2: TIME-OUT IN VARIOUS SITUATIONS

Oscillator	Power-up ⁽²⁾ a	Exit from	
Configuration	PWRTEN = 0	PWRTEN = 1	Power-Managed Mode
HSPLL	TPWRT ⁽¹⁾ + 1024 TOSC + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾	1024 Tosc + 2 ms ⁽²⁾
HS, XT, LP	TPWRT ⁽¹⁾ + 1024 Tosc	1024 Tosc	1024 Tosc
EC, ECIO	T _{PWRT} (1)	_	_
RC, RCIO	T _{PWRT} (1)	_	_
INTIO1, INTIO2	T _{PWRT} (1)	_	_

Note 1: See parameter 33, Table 28-12.

2: 2 ms is the nominal time required for the PLL to lock.

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD, VDD RISE < TPWRT)




FIGURE 4-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1








FIGURE 4-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2











4.6 Reset State of Registers

Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. All other registers are forced to a "Reset state" depending on the type of Reset that occurred.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, $\overline{\text{RI}}$, $\overline{\text{TO}}$, $\overline{\text{PD}}$, $\overline{\text{POR}}$ and $\overline{\text{BOR}}$, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset.

Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups.

TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER

Condition	Program	RCON Register						STKPTR Register	
Condition	Counter	SBOREN	RI	ТО	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	1	1	1	1	0	0	0	0
RESET Instruction	0000h	u (2)	0	u	u	u	u	u	u
Brown-out Reset	0000h	u (2)	1	1	1	u	0	u	u
MCLR during Power-Managed Run Modes	0000h	ս (2)	u	1	u	u	u	u	u
MCLR during Power-Managed Idle Modes and Sleep Mode	0000h	u (2)	u	1	0	u	u	u	u
WDT Time-out during Full Power or Power-Managed Run Mode	0000h	ս (2)	u	0	u	u	u	u	u
MCLR during Full Power Execution	0000h	u (2)	u	u	u	u	u	u	u
Stack Full Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	1	u
Stack Underflow Reset (STVREN = 1)	0000h	u (2)	u	u	u	u	u	u	1
Stack Underflow Error (not an actual Reset, STVREN = 0)	0000h	u (2)	u	u	u	u	u	u	1
WDT Time-out during Power- Managed Idle or Sleep Modes	PC + 2	ս (2)	u	0	0	u	u	u	u
Interrupt Exit from Power- Managed Modes	PC + 2 ⁽¹⁾	u (2)	u	u	0	u	u	u	u

Legend: u = unchanged

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h).

2: Reset state is '1' for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	А	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt	
TOSU	6627	6722	8627	8722	0 0000	0 0000	0 uuuu (3)
TOSH	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
TOSL	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu ⁽³⁾
STKPTR	6627	6722	8627	8722	00-0 0000	uu-u uuuu	uu-u uuuu ⁽³⁾
PCLATU	6627	6722	8627	8722	0 0000	0 0000	u uuuu
PCLATH	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
PCL	6627	6722	8627	8722	0000 0000	0000 0000	PC + 2 ⁽²⁾
TBLPTRU	6627	6722	8627	8722	00 0000	00 0000	uu uuuu
TBLPTRH	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TBLPTRL	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TABLAT	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
PRODH	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODL	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	6627	6722	8627	8722	0000 000x	0000 000u	uuuu uuuu ⁽¹⁾
INTCON2	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu(1)
INTCON3	6627	6722	8627	8722	1100 0000	1100 0000	uuuu uuuu(1)
INDF0	6627	6722	8627	8722	N/A	N/A	N/A
POSTINC0	6627	6722	8627	8722	N/A	N/A	N/A
POSTDEC0	6627	6722	8627	8722	N/A	N/A	N/A
PREINC0	6627	6722	8627	8722	N/A	N/A	N/A
PLUSW0	6627	6722	8627	8722	N/A	N/A	N/A
FSR0H	6627	6722	8627	8722	0000	0000	uuuu
FSR0L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF1	6627	6722	8627	8722	N/A	N/A	N/A
POSTINC1	6627	6722	8627	8722	N/A	N/A	N/A
POSTDEC1	6627	6722	8627	8722	N/A	N/A	N/A
PREINC1	6627	6722	8627	8722	N/A	N/A	N/A
PLUSW1	6627	6722	8627	8722	N/A	N/A	N/A

 $\label{eq:update} \begin{tabular}{ll} \textbf{Legend:} & u = \text{unchanged, } x = \text{unknown, } - = \text{unimplemented bit, read as `0', } q = \text{value depends on condition.} \\ & \text{Shaded cells indicate conditions do not apply for the designated device.} \\ \end{tabular}$

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
FSR1H	6627	6722	8627	8722	0000	0000	uuuu
FSR1L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
BSR	6627	6722	8627	8722	0000	0000	uuuu
INDF2	6627	6722	8627	8722	N/A	N/A	N/A
POSTINC2	6627	6722	8627	8722	N/A	N/A	N/A
POSTDEC2	6627	6722	8627	8722	N/A	N/A	N/A
PREINC2	6627	6722	8627	8722	N/A	N/A	N/A
PLUSW2	6627	6722	8627	8722	N/A	N/A	N/A
FSR2H	6627	6722	8627	8722	0000	0000	uuuu
FSR2L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
STATUS	6627	6722	8627	8722	x xxxx	u uuuu	u uuuu
TMR0H	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TMR0L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
T0CON	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
OSCCON	6627	6722	8627	8722	0100 q000	0100 q000	uuuu uuqu
HLVDCON	6627	6722	8627	8722	0-00 0101	0-00 0101	u-uu uuuu
WDTCON	6627	6722	8627	8722	0	0	u
RCON ⁽⁴⁾	6627	6722	8627	8722	0q-1 11q0	0q-q qquu	uq-u qquu
TMR1H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	6627	6722	8627	8722	0000 0000	u0uu uuuu	uuuu uuuu
TMR2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
PR2	6627	6722	8627	8722	1111 1111	uuuu uuuu	uuuu uuuu
T2CON	6627	6722	8627	8722	-000 0000	-000 0000	-uuu uuuu
SSP1BUF	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSP1ADD	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP1STAT	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP1CON1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP1CON2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register		Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt
ADRESH	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESL	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	6627	6722	8627	8722	00 0000	00 0000	uu uuuu
ADCON1	6627	6722	8627	8722	00 0000	00 0000	uu uuuu
ADCON2	6627	6722	8627	8722	0-00 0000	0-00 0000	u-uu uuuu
CCPR1H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
CCPR2H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
CCPR3H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR3L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP3CON	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
ECCP1AS	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
CVRCON	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
CMCON	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TMR3H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
T3CON	6627	6722	8627	8722	0000 0000	uuuu uuuu	uuuu uuuu
PSPCON	6627	6722	8627	8722	0000	0000	uuuu
SPBRG1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
RCREG1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TXREG1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TXSTA1	6627	6722	8627	8722	0000 0010	0000 0010	uuuu uuuu
RCSTA1	6627	6722	8627	8722	0000 000x	0000 000x	uuuu uuuu
EEADRH	6627	6722	8627	8722	00	00	uu
EEADR	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
EEDATA	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
EECON2	6627	6722	8627	8722	0000 0000	0000 0000	0000 0000
EECON1	6627	6722	8627	8722	xx-0 x000	uu-0 u000	uu-u uuuu

 $\label{eq:u} \textbf{Legend:} \quad \text{$u=$ unchanged, $x=$ unknown, $-=$ unimplemented bit, read as `0", $q=$ value depends on condition.} \\ \quad \text{Shaded cells indicate conditions do not apply for the designated device.}$

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Register	Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets, WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
IPR3	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
PIR3	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu(1)
PIE3	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
IPR2	6627	6722	8627	8722	11-1 1111	11-1 1111	uu-u uuuu
PIR2	6627	6722	8627	8722	00-0 0000	00-0 0000	uu-u uuuu ⁽¹⁾
PIE2	6627	6722	8627	8722	00-0 0000	00-0 0000	uu-u uuuu
IPR1	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
PIR1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu(1)
PIE1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
MEMCON	6627	6722	8627	8722	0-0000	0-0000	u-uuuu
OSCTUNE	6627	6722	8627	8722	00-0 0000	00-0 0000	uu-u uuuu
TRISJ	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISH	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISG	6627	6722	8627	8722	1 1111	1 1111	u uuuu
TRISF	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISE	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISD	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISC	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISB	6627	6722	8627	8722	1111 1111	1111 1111	uuuu uuuu
TRISA ⁽⁵⁾	6627	6722	8627	8722	1111 1111(5)	1111 1111(5)	uuuu uuuu(5)
LATJ	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATH	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATG	6627	6722	8627	8722	x xxxx	u uuuu	u uuuu
LATF	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATE	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATD	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATC	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATB	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
LATA ⁽⁵⁾	6627	6722	8627	8722	XXXX XXXX ⁽⁵⁾	uuuu uuuu(5)	uuuu uuuu(5)
PORTJ	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTH	6627	6722	8627	8722	0000 xxxx	uuuu uuuu	uuuu uuuu
PORTG	6627	6722	8627	8722	xx xxxx	uu uuuu	uu uuuu
PORTF	6627	6722	8627	8722	x000 0000	u000 0000	uuuu uuuu
PORTE	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTB	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

TABLE 4-4: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

MCLR Resets,							
Register	Applicable Devices		Power-on Reset, Brown-out Reset	WDT Reset, RESET Instruction, Stack Resets	Wake-up via WDT or Interrupt		
PORTA ⁽⁵⁾	6627	6722	8627	8722	xx0x 0000 ⁽⁵⁾	uu0u 0000 ⁽⁵⁾	uuuu uuuu ⁽⁵⁾
SPBRGH1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
BAUDCON1	6627	6722	8627	8722	01-0 0-00	01-0 0-00	uu-u u-uu
SPBRGH2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
BAUDCON2	6627	6722	8627	8722	01-0 0-00	01-0 0-00	uu-u u-uu
ECCP1DEL	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TMR4	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
PR4	6627	6722	8627	8722	1111 1111	uuuu uuuu	uuuu uuuu
T4CON	6627	6722	8627	8722	-000 0000	-000 0000	-uuu uuuu
CCPR4H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR4L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP4CON	6627	6722	8627	8722	00 0000	00 0000	uu uuuu
CCPR5H	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR5L	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP5CON	6627	6722	8627	8722	00 0000	00 0000	uu uuuu
SPBRG2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
RCREG2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TXREG2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
TXSTA2	6627	6722	8627	8722	0000 0010	0000 0010	uuuu uuuu
RCSTA2	6627	6722	8627	8722	0000 000x	0000 000x	uuuu uuuu
ECCP3AS	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
ECCP3DEL	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
ECCP2AS	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
ECCP2DEL	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP2BUF	6627	6722	8627	8722	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSP2ADD	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP2STAT	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP2CON1	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu
SSP2CON2	6627	6722	8627	8722	0000 0000	0000 0000	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', <math>q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - 3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 4-3 for Reset value for specific condition.
 - 5: Bits 6 and 7 of PORTA, LATA and TRISA are enabled, depending on the oscillator mode selected. When not enabled as PORTA pins, they are disabled and read '0'.

NOTES:

5.0 MEMORY ORGANIZATION

There are three types of memory in PIC18 Enhanced microcontroller devices:

- · Program Memory
- Data RAM
- Data EEPROM

As Harvard architecture devices, the data and program memories use separate busses; this allows for concurrent access of the two memory spaces. The data EEPROM, for practical purposes, can be regarded as a peripheral device, since it is addressed and accessed through a set of control registers.

Additional detailed information on the operation of the Flash program memory is provided in **Section 6.0 "Flash Program Memory"**. Data EEPROM is discussed separately in **Section 8.0 "Data EEPROM Memory"**.

5.1 Program Memory Organization

PIC18 microcontrollers implement a 21-bit program counter, which is capable of addressing a 2-Mbyte program memory space. Accessing a location between the upper boundary of the physically implemented memory and the 2-Mbyte address will return all '0's (a NOP instruction).

The PIC18F6627 and PIC18F8627 each have 96 Kbytes of Flash memory and can store up to 49,152 single-word instructions. The PIC18F6722 and PIC18F8722 each have 128 Kbytes of Flash memory and can store up to 65,536 single-word instructions.

PIC18 devices have two interrupt vectors. The Reset vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

The program memory map for PIC18F6627/6722/8627/8722 devices is shown in Figure 5-1.

5.1.1 PIC18F8627/8722 PROGRAM MEMORY MODES

PIC18F8627/8722 devices differ significantly from their PIC18 predecessors in their utilization of program memory. In addition to available on-chip Flash program memory, these controllers can also address up to 2 Mbytes of external program memory through the external memory interface. There are four distinct operating modes available to the controllers:

- Microprocessor (MP)
- Microprocessor with Boot Block (MPBB)
- Extended Microcontroller (EMC)
- Microcontroller (MC)

The Program Memory mode is determined by setting the two Least Significant bits of the CONFIG3L Configuration Byte register as shown in Register 25-4 (see **Section 25.1** "**Configuration Bits**" for additional details on the device configuration bits).

The Program Memory modes operate as follows:

- The Microprocessor Mode permits access only to external program memory; the contents of the on-chip Flash memory are ignored. The 21-bit program counter permits access to a 2-MByte linear program memory space.
- The Microprocessor with Boot Block Mode accesses on-chip Flash memory from the Boot Block. Above this, external program memory is accessed all the way up to the 2-MByte limit. Program execution automatically switches between the two memories as required. The Boot Block is configurable to 1, 2, or 4 Kbytes.
- The Microcontroller Mode accesses only on-chip Flash memory. Attempts to read above the physical limit of the on-chip Flash (17FFFh for the PIC18F8627, 1FFFFh for the PIC18F8722) causes a read of all '0's (a NOP instruction).

 The Microcontroller mode is also the only operating mode available to PIC18F6627/6722 devices.
- The Extended Microcontroller Mode allows access to both internal and external program memories as a single block. The device can access its entire on-chip Flash memory; above this, the device accesses external program memory up to the 2-MByte program space limit. As with Boot Block mode, execution automatically switches between the two memories as required.

In all modes, the microcontroller has complete access to data RAM and EEPROM.

Figure 5-2 compares the memory maps of the different program memory modes. The differences between on-chip and external memory access limitations are more fully explained in Table 5-1.

FIGURE 5-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F6627/6722/8627/8722 DEVICES





TABLE 5-1: MEMORY ACCESS FOR PIC18F8627/8722 PROGRAM MEMORY MODES

	Inte	rnal Program Men	nory	External Program Memory			
Operating Mode	Execution From	Table Read From	Table Write To	Execution From	Table Read From	Table Write To	
Microprocessor	No Access	No Access	No Access	Yes	Yes	Yes	
Microprocessor w/ Boot Block	Yes	Yes	Yes	Yes	Yes	Yes	
Microcontroller	Yes	Yes	Yes	No Access	No Access	No Access	
Extended Microcontroller	Yes	Yes	Yes	Yes	Yes	Yes	

FIGURE 5-2: MEMORY MAPS FOR PIC18F6627/6722/8627/8722 PROGRAM MEMORY MODES



- Note 1: PIC18F6627 and PIC18F8627.
 - 2: PIC18F6722 and PIC18F8722.
 - 3: This mode is available only on PIC18F8627/8722 devices.
 - 4: Boot Block size is determined by the BBSIZ<1:0> bits in CONFIG4L.

5.1.2 PROGRAM COUNTER

The Program Counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21 bits wide and is contained in three separate 8-bit registers. The low byte, known as the PCL register, is both readable and writable. The high byte, or PCH register, contains the PC<15:8> bits; it is not directly readable or writable. Updates to the PCH register are performed through the PCLATH register. The upper byte is called PCU. This register contains the PC<20:16> bits; it is also not directly readable or writable. Updates to the PCU register are performed through the PCLATU register.

The contents of PCLATH and PCLATU are transferred to the program counter by any operation that writes PCL. Similarly, the upper two bytes of the program counter are transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 5.1.5.1 "Computed GOTO").

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the Least Significant bit of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.

5.1.3 RETURN ADDRESS STACK

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC is pushed onto the stack when a CALL or RCALL instruction is executed or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit Stack Pointer, STKPTR. The stack space is not part of either program or data space. The Stack Pointer is readable and writable and the address on the top of the stack is readable and writable through the top-ofstack Special File Registers. Data can also be pushed to, or popped from the stack, using these registers.

A CALL type instruction causes a push onto the stack; the Stack Pointer is first incremented and the location pointed to by the Stack Pointer is written with the contents of the PC (already pointing to the instruction following the CALL). A RETURN type instruction causes a POP from the stack; the contents of the location pointed to by the STKPTR are transferred to the PC and then the Stack Pointer is decremented.

The Stack Pointer is initialized to '00000' after all Resets. There is no RAM associated with the location corresponding to a Stack Pointer value of '00000': this is only a Reset value. Status bits indicate if the stack is full or has overflowed or has underflowed.

5.1.3.1 Top-of-Stack Access

Only the top of the return address stack (TOS) is readable and writable. A set of three registers, TOSU:TOSH:TOSL, hold the contents of the stack location pointed to by the STKPTR register (Figure 5-3). This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU:TOSH:TOSL registers. These values can be placed on a user defined software stack. At return time, the software can return these values to TOSU:TOSH:TOSL and do a return.

The user must disable the global interrupt enable bits while accessing the stack to prevent inadvertent stack corruption.




FIGURE 5-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS

5.1.3.2 Return Stack Pointer (STKPTR)

The STKPTR register (Register 5-1) contains the Stack Pointer value, the STKFUL (stack full) status bit and the STKUNF (stack underflow) status bits. The value of the Stack Pointer can be 0 through 31. The Stack Pointer increments before values are pushed onto the stack and decrements after values are popped off the stack. On Reset, the stack pointer value will be zero. The user may read and write the stack pointer value. This feature can be used by a Real-Time Operating System (RTOS) for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit is cleared by software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. (Refer to Section 25.1 "Configuration Bits" for a description of the device configuration bits.) If STVREN is set (default), the 31st PUSH will push the (PC + 2) value onto the stack, set the STKFUL bit and reset the device. The STKFUL bit will remain set and the Stack Pointer will be set to zero.

If STVREN is cleared, the STKFUL bit will be set on the 31st PUSH and the Stack Pointer will increment to 31. Any additional pushes will not overwrite the 31st PUSH and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next POP will return a value of zero to the PC and set the STKUNF bit, while the Stack Pointer remains at zero. The STKUNF bit will remain set until cleared by software or until a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the Reset vector, where the stack conditions can be verified and appropriate actions can be taken. This is not the same as a Reset, as the contents of the SFRs are not affected.

5.1.3.3 PUSH and POP Instructions

Since the Top-of-Stack is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable feature. The PIC18 instruction set includes two instructions, PUSH and POP, that permit the TOS to be manipulated under software control. TOSU, TOSH and TOSL can be modified to place data or a return address on the stack.

The PUSH instruction places the current PC value onto the stack. This increments the Stack Pointer and loads the current PC value onto the stack.

The POP instruction discards the current TOS by decrementing the Stack Pointer. The previous value pushed onto the stack then becomes the TOS value.

REGISTER 5-1: STKPTR: STACK POINTER REGISTER

R/C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
STKFUL ⁽¹⁾	STKUNF ⁽¹⁾	_	SP4	SP3	SP2	SP1	SP0
bit 7							hit 0

bit 7 STKFUL: Stack Full Flag bit⁽¹⁾

1 = Stack became full or overflowed

0 = Stack has not become full or overflowed

bit 6 STKUNF: Stack Underflow Flag bit⁽¹⁾

1 = Stack underflow occurred

0 = Stack underflow did not occur

bit 5 **Unimplemented:** Read as '0'

bit 4-0 **SP4:SP0:** Stack Pointer Location bits

Note 1: Bit 7 and bit 6 are cleared by user software or by a POR.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	C = Clearable only bit
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.1.3.4 Stack Full and Underflow Resets

Device Resets-on-stack overflow and stack underflow conditions are enabled by setting the STVREN bit in Configuration Register 4L. When STVREN is set, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device Reset. When STVREN is cleared, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device Reset. The STKFUL or STKUNF bits are cleared by the user software or a Power-on Reset.

5.1.4 FAST REGISTER STACK


A fast register stack is provided for the Status, WREG and BSR registers, to provide a "fast return" option for interrupts. The stack for each register is only one level deep and is neither readable nor writable. It is loaded with the current value of the corresponding register when the processor vectors for an interrupt. All interrupt sources will push values into the stack registers. The values in the registers are then loaded back into their associated registers if the RETFIE, FAST instruction is used to return from the interrupt.

If both low and high priority interrupts are enabled, the stack registers cannot be used reliably to return from low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten. In these cases, users must save the key registers in software during a low priority interrupt.

If interrupt priority is not used, all interrupts may use the fast register stack for returns from interrupt. If no interrupts are used, the fast register stack can be used to restore the Status, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a CALL label, FAST instruction must be executed to save the Status, WREG and BSR registers to the fast register stack. A RETURN, FAST instruction is then executed to restore these registers from the fast register stack.

Example 5-1 shows a source code example that uses the fast register stack during a subroutine call and return.

EXAMPLE 5-1: FAST REGISTER STACK CODE EXAMPLE



5.1.5 LOOK-UP TABLES IN PROGRAM MEMORY

There may be programming situations that require the creation of data structures, or look-up tables, in program memory. For PIC18 devices, look-up tables can be implemented in two ways:

- Computed GOTO
- · Table Reads

5.1.5.1 Computed GOTO

A computed GOTO is accomplished by adding an offset to the program counter. An example is shown in Example 5-2.

A look-up table can be formed with an ADDWF PCL instruction and a group of RETLW $\,\mathrm{nn}$ instructions. The W register is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW $\,\mathrm{nn}$ instructions that returns the value ' $\,\mathrm{nn}$ ' to the calling function.

The offset value (in WREG) specifies the number of bytes that the program counter should advance and should be multiples of 2 (LSb = 0).

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

EXAMPLE 5-2: COMPUTED GOTO USING AN OFFSET VALUE

	MOVF	OFFSET,	W
	CALL	TABLE	
ORG	nn00h		
TABLE	ADDWF	PCL	
	RETLW	nnh	
	RETLW	nnh	
	RETLW	nnh	
	•		
	•		

5.1.5.2 Table Reads and Table Writes

A better method of storing data in program memory allows two bytes of data to be stored in each instruction location.

Look-up table data may be stored two bytes per program word by using table reads and writes. The Table Pointer (TBLPTR) register specifies the byte address and the Table Latch (TABLAT) register contains the data that is read from or written to program memory. Data is transferred to or from program memory one byte at a time.

Table read and table write operations are discussed further in Section 6.1 "Table Reads and Table Writes".

5.2 PIC18 Instruction Cycle

5.2.1 CLOCKING SCHEME

The microcontroller clock input, whether from an internal or external source, is internally divided by four to generate four non-overlapping quadrature clocks (Q1, Q2, Q3 and Q4). Internally, the program counter is incremented on every Q1; the instruction is fetched from the program memory and latched into the instruction register during Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 5-4.


5.2.2 INSTRUCTION FLOW/PIPELINING

An "Instruction Cycle" consists of four Q cycles: Q1 through Q4. The instruction fetch and execute are pipelined in such a manner that a fetch takes one instruction cycle, while the decode and execute take another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO), then two cycles are required to complete the instruction (Example 5-3).


A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the Instruction Register (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3 and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





EXAMPLE 5-3: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

5.2.3 INSTRUCTIONS IN PROGRAM MEMORY

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSb = 0). To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSb will always read '0' (see **Section 5.1.2** "**Program Counter**").

Figure 5-5 shows an example of how instruction words are stored in the program memory.

The CALL and GOTO instructions have the absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 5-5 shows how the instruction GOTO 0006h is encoded in the program memory. Program branch instructions, which encode a relative address offset, operate in the same manner. The offset value stored in a branch instruction represents the number of single-word instructions that the PC will be offset by. Section 26.0 "Instruction Set Summary" provides further details of the instruction set.

FIGURE 5-5: INSTRUCTIONS IN PROGRAM MEMORY

Word Address LSB = 0LSB = 1000000h **Program Memory** Byte Locations \rightarrow 000002h 000004h 000006h Instruction 1: 0Fh 000008h MOVLW 055h 55h Instruction 2: EFh 03h 00000Ah GOTO 0006h F0h 00h 00000Ch Instruction 3: 00000Eh MOVEE 123h, 456h C1h 23h F4h 56h 000010h 000012h 000014h

5.2.4 TWO-WORD INSTRUCTIONS

The standard PIC18 instruction set has 8 two-word instructions: CALL, MOVFF, GOTO, LSFR, ADDULNK, CALLW, MOVSS, and SUBULNK. In all cases, the second word of the instructions always has '1111' as its four Most Significant bits; the other 12 bits are literal data, usually a data memory address.

The use of '1111' in the 4 MSbs of an instruction specifies a special form of NOP. If the instruction is executed in proper sequence – immediately after the first word – the data in the second word is accessed and used by

the instruction sequence. If the first word is skipped for some reason and the second word is executed by itself, a ${\tt NOP}$ is executed instead. This is necessary for cases when the two-word instruction is preceded by a conditional instruction that changes the PC. Example 5-4 shows how this works.

Note: See Section 5.6 "PIC18 Instruction

Execution and the Extended Instruction Set" for information on two-word instructions in the extended instruction set.

EXAMPLE 5-4: TWO-WORD INSTRUCTIONS

CASE 1:							
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?						
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, skip this word						
1111 0100 0101 0110	; Execute this word as a NOP						
0010 0100 0000 0000	ADDWF REG3 ; continue code						
CASE 2:	CASE 2:						
Object Code	Source Code						
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?						
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes, execute this word						
1111 0100 0101 0110	; 2nd word of instruction						
0010 0100 0000 0000	ADDWF REG3 ; continue code						

5.3 Data Memory Organization

Note:

The operation of some aspects of data memory are changed when the PIC18 extended instruction set is enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory in PIC18 devices is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. The memory space is divided into as many as 16 banks that contain 256 bytes each; PIC18F6627/6722/8627/8722 devices implement all 16 banks. Figure 5-6 shows the data memory organization for the PIC18F6627/6722/8627/8722 devices.

The data memory contains Special Function Registers (SFRs) and General Purpose Registers (GPRs). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratchpad operations in the user's application. Any read of an unimplemented location will read as '0's.

The instruction set and architecture allow operations across all banks. The entire data memory may be accessed by Direct, Indirect or Indexed Addressing modes. Addressing modes are discussed later in this subsection.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, PIC18 devices implement an Access Bank. This is a 256-byte memory space that provides fast access to SFRs and the lower portion of GPR Bank 0 without using the BSR. **Section 5.3.2 "Access Bank"** provides a detailed description of the Access RAM.

5.3.1 BANK SELECT REGISTER (BSR)

Large areas of data memory require an efficient addressing scheme to make rapid access to any address possible. Ideally, this means that an entire address does not need to be provided for each read or write operation. For PIC18 devices, this is accomplished with a RAM banking scheme. This divides the memory space into 16 contiguous banks of 256 bytes. Depending on the instruction, each location can be addressed directly by its full 12-bit address, or an 8-bit low-order address and a 4-bit bank pointer.


Most instructions in the PIC18 instruction set make use of the bank pointer, known as the Bank Select Register (BSR). This SFR holds the 4 Most Significant bits of a location's address; the instruction itself includes the 8 Least Significant bits. Only the four lower bits of the BSR are implemented (BSR3:BSR0). The upper four bits are unused; they will always read '0' and cannot be written to. The BSR can be loaded directly by using the MOVLB instruction.

The value of the BSR indicates the bank in data memory; the 8 bits in the instruction show the location in the bank and can be thought of as an offset from the bank's lower boundary. The relationship between the BSR's value and the bank division in data memory is shown in Figure 5-7.


Since up to 16 registers may share the same low-order address, the user must always be careful to ensure that the proper bank is selected before performing a data read or write. For example, writing what should be program data to an 8-bit address of F9h while the BSR is 0Fh will end up resetting the program counter.

While any bank can be selected, only those banks that are actually implemented can be read or written to. Writes to unimplemented banks are ignored, while reads from unimplemented banks will return '0's. Even so, the Status register will still be affected as if the operation was successful. The data memory map in Figure 5-6 indicates which banks are implemented.

In the core PIC18 instruction set, only the <code>MOVFF</code> instruction fully specifies the 12-bit address of the source and target registers. This instruction ignores the BSR completely when it executes. All other instructions include only the low-order address as an operand and must use either the BSR or the Access Bank to locate their target registers.



Advance Information



5.3.2 ACCESS BANK

While the use of the BSR with an embedded 8-bit address allows users to address the entire range of data memory, it also means that the user must always ensure that the correct bank is selected. Otherwise, data may be read from or written to the wrong location. This can be disastrous if a GPR is the intended target of an operation, but an SFR is written to instead. Verifying and/or changing the BSR for each read or write to data memory can become very inefficient.

To streamline access for the most commonly used data memory locations, the data memory is configured with an Access Bank, which allows users to access a mapped block of memory without specifying a BSR. The Access Bank consists of the first 96 bytes of memory (00h-5Fh) in Bank 0 and the last 160 bytes of memory (60h-FFh) in Block 15. The lower half is known as the "Access RAM" and is composed of GPRs. This upper half is also where the device's SFRs are mapped. These two areas are mapped contiguously in the Access Bank and can be addressed in a linear fashion by an 8-bit address (Figure 5-6).

The Access Bank is used by core PIC18 instructions that include the Access RAM bit (the 'a' parameter in the instruction). When 'a' is equal to '1', the instruction uses the BSR and the 8-bit address included in the opcode for the data memory address. When 'a' is '0',

however, the instruction is forced to use the Access Bank address map; the current value of the BSR is ignored entirely.

Using this "forced" addressing allows the instruction to operate on a data address in a single cycle, without updating the BSR first. For 8-bit addresses of 60h and above, this means that users can evaluate and operate on SFRs more efficiently. The Access RAM below 60h is a good place for data values that the user might need to access rapidly, such as immediate computational results or common program variables. Access RAM also allows for faster and more code efficient context saving and switching of variables.

The mapping of the Access Bank is slightly different when the extended instruction set is enabled (XINST configuration bit = 1). This is discussed in more detail in Section 5.5.3 "Mapping the Access Bank in Indexed Literal Offset Mode".

5.3.3 GENERAL PURPOSE REGISTER FILE

PIC18 devices may have banked memory in the GPR area. This is data RAM, which is available for use by all instructions. GPRs start at the bottom of Bank 0 (address 000h) and grow upwards towards the bottom of the SFR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other Resets.

5.3.4 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and peripheral modules for controlling the desired operation of the device. These registers are implemented as static RAM. SFRs start at the top of data memory (FFFh) and extend downward to occupy the top half of Bank 15 (F80h to FFFh). A list of these registers is given in Table 5-2 and Table 5-3.

The SFRs can be classified into two sets: those associated with the "core" device functionality (ALU, resets and interrupts) and those related to the peripheral functions. The reset and interrupt registers are described in their respective chapters, while the ALU's Status register is described later in this section. Registers related to the operation of a peripheral feature are described in the chapter for that peripheral.

The SFRs are typically distributed among the peripherals whose functions they control. Unused SFR locations are unimplemented and read as '0's.

TABLE 5-2: SPECIAL FUNCTION REGISTER MAP FOR PIC18F6627/6722/8627/8722 DEVICES

Address	Name	Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽¹⁾	FBFh	CCPR1H	F9Fh	IPR1	F7Fh	SPBRGH1
FFEh	TOSH	FDEh	POSTINC2 ⁽¹⁾	FBEh	CCPR1L	F9Eh	PIR1	F7Eh	BAUDCON1
FFDh	TOSL	FDDh	POSTDEC2 ⁽¹⁾	FBDh	CCP1CON	F9Dh	PIE1	F7Dh	SPBRGH2
FFCh	STKPTR	FDCh	PREINC2 ⁽¹⁾	FBCh	CCPR2H	F9Ch	MEMCON	F7Ch	BAUDCON2
FFBh	PCLATU	FDBh	PLUSW2 ⁽¹⁾	FBBh	CCPR2L	F9Bh	OSCTUNE	F7Bh	(2)
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	TRISJ	F7Ah	(2)
FF9h	PCL	FD9h	FSR2L	FB9h	CCPR3H	F99h	TRISH	F79h	ECCP1DEL
FF8h	TBLPTRU	FD8h	STATUS	FB8h	CCPR3L	F98h	TRISG	F78h	TMR4
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	CCP3CON	F97h	TRISF	F77h	PR4
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	ECCP1AS ⁽³⁾	F96h	TRISE ⁽³⁾	F76h	T4CON
FF5h	TABLAT	FD5h	T0CON	FB5h	CVRCON	F95h	TRISD ⁽³⁾	F75h	CCPR4H
FF4h	PRODH	FD4h	(2)	FB4h	CMCON	F94h	TRISC	F74h	CCPR4L
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB	F73h	CCP4CON
FF2h	INTCON	FD2h	HLVDCON	FB2h	TMR3L	F92h	TRISA	F72h	CCPR5H
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	LATJ	F71h	CCPR5L
FF0h	INTCON3	FD0h	RCON	FB0h	PSPCON	F90h	LATH	F70h	CCP5CON
FEFh	INDF0 ⁽¹⁾	FCFh	TMR1H	FAFh	SPBRG1	F8Fh	LATG	F6Fh	SPBRG2
FEEh	POSTINC0 ⁽¹⁾	FCEh	TMR1L	FAEh	RCREG1	F8Eh	LATF	F6Eh	RCREG2
FEDh	POSTDEC0 ⁽¹⁾	FCDh	T1CON	FADh	TXREG1	F8Dh	LATE ⁽³⁾	F6Dh	TXREG2
FECh	PREINC0 ⁽¹⁾	FCCh	TMR2	FACh	TXSTA1	F8Ch	LATD ⁽³⁾	F6Ch	TXSTA2
FEBh	PLUSW0 ⁽¹⁾	FCBh	PR2	FABh	RCSTA1	F8Bh	LATC	F6Bh	RCSTA2
FEAh	FSR0H	FCAh	T2CON	FAAh	EEADRH	F8Ah	LATB	F6Ah	ECCP3AS
FE9h	FSR0L	FC9h	SSP1BUF	FA9h	EEADR	F89h	LATA	F69h	ECCP3DEL
FE8h	WREG	FC8h	SSP1ADD	FA8h	EEDATA	F88h	PORTJ	F68h	ECCP2AS
FE7h	INDF1 ⁽¹⁾	FC7h	SSP1STAT	FA7h	EECON2 ⁽¹⁾	F87h	PORTH	F67h	ECCP2DEL
FE6h		FC6h	SSP1CON1	FA6h	EECON1	F86h	PORTG	F66h	SSP2BUF
FE5h	POSTDEC1 ⁽¹⁾	FC5h	SSP1CON2	FA5h	IPR3	F85h	PORTF	F65h	SSP2ADD
FE4h	PREINC1 ⁽¹⁾	FC4h	ADRESH	FA4h	PIR3	F84h	PORTE ⁽³⁾	F64h	SSP2STAT
FE3h	PLUSW1 ⁽¹⁾	FC3h	ADRESL	FA3h	PIE3	F83h	PORTD ⁽³⁾	F63h	SSP2CON1
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC	F62h	SSP2CON2
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB	F61h	(2)
FE0h	BSR	FC0h	ADCON2	FA0h	PIE2	F80h	PORTA	F60h	(2)

Note 1: This is not a physical register.

2: Unimplemented registers are read as '0'.

3: This register is not available on 64-pin devices.

TABLE 5-3: REGISTER FILE SUMMARY

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	_	_	Top-of-Stack	Upper Byte (T	OS<20:16>)			0 0000	57, 66
TOSH	Top-of-Stack	High Byte (TO	S<15:8>)						0000 0000	57, 66
TOSL	Top-of-Stack	Low Byte (TOS	S<7:0>)						0000 0000	57, 66
STKPTR	STKFUL ⁽⁶⁾	STKUNF ⁽⁶⁾	_	Return Stack	Pointer				00-0 0000	57, 67
PCLATU	_	_	bit 21 ⁽¹⁾	Holding Regis	ster for PC<20):16>			0 0000	57, 66
PCLATH	Holding Regis	ster for PC<15	:8>						0000 0000	57, 66
PCL	PC Low Byte	(PC<7:0>)							0000 0000	57, 66
TBLPTRU	_	_	_	Program Men	nory Table Poi	nter Upper By	te (TBLPTR<2	0:16>)	00 0000	57, 88
TBLPTRH	Program Mer	mory Table Poi	nter High Byte	(TBLPTR<15	:8>)				0000 0000	57, 88
TBLPTRL	Program Mer	rogram Memory Table Pointer Low Byte (TBLPTR<7:0>)								57, 88
TABLAT	Program Mer	rogram Memory Table Latch								57, 88
PRODH	Product Regi	roduct Register High Byte								57, 115
PRODL	Product Regi	Product Register Low Byte							xxxx xxxx	57, 115
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	57, 119
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	1111 1111	57, 120
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	1100 0000	57, 121
INDF0	Uses content	s of FSR0 to a	ddress data m	emory - value	of FSR0 not o	hanged (not a	physical regis	ter)	N/A	57, 81
POSTINC0	Uses content	s of FSR0 to a	ddress data m	emory - value	of FSR0 post-	-incremented (not a physical	register)	N/A	57, 81
POSTDEC0	Uses content	s of FSR0 to a	ddress data m	emory - value	of FSR0 post-	-decremented	(not a physica	l register)	N/A	57, 81
PREINC0	Uses content	s of FSR0 to a	ddress data m	emory - value	of FSR0 pre-i	ncremented (n	ot a physical r	egister)	N/A	57, 81
PLUSW0	Uses content value of FSR	s of FSR0 to a 0 offset by W	ddress data m	emory - value	of FSR0 pre-i	ncremented (n	ot a physical r	egister) -	N/A	57, 81
FSR0H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 0 I	High	0000	57, 81
FSR0L	Indirect Data	Memory Addre	ess Pointer 0 L	ow Byte					xxxx xxxx	57, 81
WREG	Working Reg	ister							xxxx xxxx	57
INDF1	Uses content	s of FSR1 to a	ddress data m	emory - value	of FSR1 not o	hanged (not a	physical regis	ter)	N/A	57, 81
POSTINC1	Uses content	s of FSR1 to a	ddress data m	emory - value	of FSR1 post-	-incremented (not a physical	register)	N/A	57, 81
POSTDEC1	Uses content	s of FSR1 to a	ddress data m	emory - value	of FSR1 post-	-decremented	(not a physica	l register)	N/A	57, 81
PREINC1	Uses content	s of FSR1 to a	ddress data m	emory - value	of FSR1 pre-i	ncremented (n	ot a physical r	egister)	N/A	57, 81
PLUSW1	Uses content value of FSR	s of FSR1 to a 1 offset by W	ddress data m	emory - value	of FSR1 pre-i	ncremented (n	ot a physical r	egister) -	N/A	57, 81
FSR1H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 1 l	ligh	0000	58, 81
FSR1L	Indirect Data	Memory Addre	ess Pointer 1 L	ow Byte	•				xxxx xxxx	58, 81
BSR	_	_	_	_	Bank Select F	Register			0000	58, 71
INDF2	Uses contents of FSR2 to address data memory - value of FSR2 not changed (not a physical register)					ter)	N/A	58, 81		
POSTINC2							N/A	58, 81		
POSTDEC2	Uses contents of FSR2 to address data memory - value of FSR2 post-decremented (not a physical register) N/A						N/A	58, 81		
PREINC2	Uses contents of FSR2 to address data memory - value of FSR2 pre-incremented (not a physical register) N/A						58, 81			
PLUSW2								58, 81		
FSR2H	_	_	_	_	Indirect Data	Memory Addre	ess Pointer 2 I	High	0000	58, 81
FSR2L	Indirect Data	Indirect Data Memory Address Pointer 2 Low Byte xxxx xxxx 5							58, 81	
Legend x =		unahanaad	unimanlama	stad a valua	depends on c	ondition				1

 $\label{eq:Legend} Legend \qquad x = unknown, \, u = unchanged, \, -= unimplemented, \, q = value \, depends \, \, on \, \, condition$

- te 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.
 - 2: These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.
 - 3: The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".
 - 4: RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.
 - 5: RG5 is only available when Master Clear is disabled (MCLRE configuration bit = 0). Otherwise, RG5 reads as '0'.
 - 6: Bit 7 and Bit 6 are cleared by user software or by a POR.

TABLE 5-3: REGISTER FILE SUMMARY (CONTINUED)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	58, 79
TMR0H	Timer0 registe	er high byte							0000 0000	58, 163
TMR0L	Timer0 registe	er low byte							xxxx xxxx	58, 163
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	58, 161
OSCCON	IDLEN	IRCF2	IRCF1	IRCF0	OSTS	IOFS	SCS1	SCS0	0100 q000	39, 58
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	0-00 0101	58, 289
WDTCON	_	_	I	1	-	I	_	SWDTEN	0	58, 309
RCON	IPEN	SBOREN ⁽¹⁾	-	RI	TO	PD	POR	BOR	0q-1 11q0	50, 56, 58, 131
TMR1H	Timer1 Regis	ter High Byte							xxxx xxxx	58, 169
TMR1L	Timer1 Regis	ter Low Bytes							xxxx xxxx	58, 169
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000 0000	58, 165
TMR2	Timer2 Regis	ter							0000 0000	58, 172
PR2	Timer2 Period	d Register							1111 1111	58, 172
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	58, 171
SSP1BUF	MSSP1 Rece	ive Buffer/Trar	nsmit Register						xxxx xxxx	58, 169, 170
SSP1ADD	MSSP1 Addr	ess Register ir	1 ² C Slave Mo	de. MSSP1 B	aud Rate Relo	ad Register in	I ² C Master M	ode.	0000 0000	58, 170
SSP1STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	58, 162, 171
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	58, 163, 172
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	58, 173
ADRESH	A/D Result Re	egister High B	yte						xxxx xxxx	59, 278
ADRESL	A/D Result Re	egister Low By	rte						xxxx xxxx	59, 278
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	00 0000	59, 269
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	59, 270
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	0-00 0000	59, 271
CCPR1H	Capture/Com	pare/PWM Re	gister 1 High E	Byte					xxxx xxxx	59, 180
CCPR1L	Capture/Com	pare/PWM Re	gister 1 Low B	yte					xxxx xxxx	59, 180
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000 0000	59, 187
CCPR2H	Capture/Com	pare/PWM Re	gister 2 High E	Byte					xxxx xxxx	59, 180
CCPR2L	Capture/Com	pare/PWM Re	gister 2 Low B	yte					xxxx xxxx	59, 180
CCP2CON	P2M1	P2M0	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	0000 0000	59, 179
CCPR3H	Capture/Com	pare/PWM Re	gister 3 High E	Byte					xxxx xxxx	59, 180
CCPR3L	Capture/Com	pare/PWM Re	gister 3 Low B	yte					xxxx xxxx	59, 180
CCP3CON	P3M1	P3M0	DC3B1	DC3B0	ССР3М3	CCP3M2	CCP3M1	CCP3M0	0000 0000	59, 179
ECCP1AS	ECCP1ASE	ECCP1AS2	ECCP1AS1	ECCP1AS0	PSS1AC1	PSS1AC0	PSS1BD1	PSS1BD0	0000 0000	59, 201
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000 0000	59, 285
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	0000 0000	59, 279
TMR3H	Timer3 Register High Byte								xxxx xxxx	59, 175
TMR3L	Timer3 Regis	ter Low Byte							xxxx xxxx	59, 175
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	59, 173

Legend x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

^{2:} These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

^{3:} The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

^{4:} RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

^{5:} RG5 is only available when Master Clear is disabled (MCLRE configuration bit = 0). Otherwise, RG5 reads as '0'.

^{6:} Bit 7 and Bit 6 are cleared by user software or by a POR.

TABLE 5-3: REGISTER FILE SUMMARY (CONTINUED)

SPBRG1	Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
RCREGI	PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	_	0000	59, 252
TXREGI	SPBRG1	EUSART1 Ba	ud Rate Gene	rator, Low Byt	e					0000 0000	59, 252
TXSTA1	RCREG1	EUSART1 Re	eceive Registe	r						0000 0000	59, 260
RCSTA1	TXREG1	EUSART1 Tra	ansmit Registe	er						0000 0000	59, 257
EEADRH — — — — EE addr register high 00 59, 10 EEDATA EEPROM address register 0000 0000 59, 10 EECON2 EEPROM data register 0000 0000 59, 10 EECON1 EEPROM control register 2 (not a physical register) 0000 0000 59, 80 EECON1 EEPROM Control register 2 (not a physical register) 0000 0000 59, 80 EECON1 EEPROM Control register 2 (not a physical register) 0000 0000 59, 80 EECON1 EEPROM Control register 2 (not a physical register) 0000 0000 59, 80 EECON1 EEPROM Control register 2 (not a physical register) 0000 0000 59, 80 IPR3 SSP2IF BCL2IP RC2IP TX2IF TMR4IF CCP5IP CCP4IP CCP3IP 11111111 100, 12 PIR3 SSP2IF BCL2IF RC2IF TX2IF TMR4IF CCP5IF CCP4IF CCP3IF 0000 0000 60, 12 IPR2 OSCFIF CMIF EEIF BCL1IF HLVDIF TMR3IF CCP2IF 0	TXSTA1	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	59, 248
EEDATA EEPROM address register	RCSTA1	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	59, 249
EEDATA	EEADRH	_	_	_	_	_	_	EE addr regi	ster high	00	59, 109
EECON2	EEADR	EEPROM add	dress register		0000 0000	59, 109					
EECON1 EEPGD CPGS — FREE WRERR WREN WR RD xx-0 x000 59,87	EEDATA	EEPROM dat	EPROM data register								
IPR3	EECON2	EEPROM cor	ntrol register 2	(not a physica	al register)					0000 0000	59, 86
PIR3 SSP2IF BCL2IF RC2IF TX2IF TMR4IF CCP5IF CCP4IF CCP3IF 0000 0000 60, 12	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	59, 87
PIE3	IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	1111 1111	60, 129
IPR2	PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	0000 0000	60, 123
PIR2	PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	0000 0000	60, 126
PIE2	IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	11-1 1111	60, 129
IPR1	PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	00-0 0000	60, 123
PIR1	PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	00-0 0000	60, 126
PIE1	IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	1111 1111	60, 128
MEMCON(2) EBDIS WAIT1 WAIT0 — WM1 WM0 0-0000 60, 96 OSCTUNE INTSRC PLLEN(3) — TUN4 TUN3 TUN2 TUN1 TUN0 00-0 0000 35, 60 TRISJ(2) Data Direction Control Register for PORTJ 1111 1111 1111 160, 15 TRISG — — Data Direction Control Register for PORTG 1 1111 1111 60, 15 TRISG — — Data Direction Control Register for PORTG 1 1111 1111 60, 15 TRISE Data Direction Control Register for PORTE 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTD 1111 1111 60, 13 TRISD Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA(4) TRISA(4) Data Direction Control Register for PORTA 1111 1111 60, 13	PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	0000 0000	60, 122
OSCTUNE INTSRC PLLEN ⁽³⁾ — TUN4 TUN3 TUN2 TUN1 TUN0 00-0 0000 35, 80 TRISJ ⁽²⁾ Data Direction Control Register for PORTH 1111 1111 1111 1011 60, 15 TRISG — — Data Direction Control Register for PORTG 1 1111 1111 60, 15 TRISF Data Direction Control Register for PORTF 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISD Data Direction Control Register for PORTB 1111 1111 60, 13 TRISD Data Direction Control Register for PORTB 1111 1111 60, 13 TRISD Data Direction Control Register for PORTB 1111 1111 60, 13 TRISD TRISA (4) TRISA(5) Data Direction Control Register for PORTA 1111 1111 60, 13 TRISD TRISA (5) <		PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	0000 0000	60, 125
TRISJ ⁽²⁾ Data Direction Control Register for PORTJ 1111 1111 60, 15 TRISH ⁽²⁾ Data Direction Control Register for PORTH 1111 1111 60, 15 TRISG — — Data Direction Control Register for PORTG 1 1111 60, 15 TRISF Data Direction Control Register for PORTF 1111 1111 60, 14 TRISE Data Direction Control Register for PORTE 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTC 1111 1111 60, 13 TRISB Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA 1111 1111 60, 13 LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch xxxx xxxx 60, 15 LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch xxxx xxxx 60, 15 LATG — — Read PORTG Data Latch xxxxx 60, 15 LATE Read PORTE Data Latch, Write PORTE Data Latch xxxx xxxx 60, 14 LATE Read PORTE Data Latch, Write PORTE Data Latch xxxx xxxx 60, 14 LATD Read PORTC	MEMCON ⁽²⁾	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0	0-0000	60, 96
TRISH ⁽²⁾ Data Direction Control Register for PORTH TRISG — — Data Direction Control Register for PORTG TRISF Data Direction Control Register for PORTF TRISE Data Direction Control Register for PORTE TRISD Data Direction Control Register for PORTE TRISD Data Direction Control Register for PORTD TRISC Data Direction Control Register for PORTD TRISC Data Direction Control Register for PORTC TRISB Data Direction Control Register for PORTB TRISA TRISA, TRISA, TRISA, TRISA, TRISA, Write PORTB TRISA TRISA, Write PORTJ Data Latch LATJ(2) Read PORTJ Data Latch, Write PORTJ Data Latch LATG — — Read PORTG Data Latch, Write PORTG Data Latch LATG — — Read PORTG Data Latch, Write PORTG Data Latch LATE Read PORTE Data Latch, Write PORTE Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC READ READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC Data Latch, Write PORTC Data Latch LATC READ PORTC DATA LATCH TITLE 1111 1111 1111 1111 1111 1111 1111 1		INTSRC	PLLEN ⁽³⁾	_	TUN4	TUN3	TUN2	TUN1	TUN0	00-0 0000	35, 60
TRISG — — Data Direction Control Register for PORTF 1111 60, 15 TRISF Data Direction Control Register for PORTF 1111 1111 60, 14 TRISE Data Direction Control Register for PORTE 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTC 1111 1111 60, 13 TRISB Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA TRISA7(4) TRISA6(4) Data Direction Control Register for PORTA 1111 1111 60, 13 LATJ(2) Read PORTJ Data Latch, Write PORTJ Data Latch 2xxx 2xxx 60, 15 LATH(2) Read PORTH Data Latch, Write PORTH Data Latch 2xxx 2xxx 60, 15 LATG — — Read PORTG Data Latch, Write PORTG Data Latch 2xxx 2xxx 60, 15 LATE Read PORTE Data Latch, Write PORTE Data Latch 2xxx 2xxx 60, 14 LATD Read PORTD Data Latch, Write PORTD Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 13	TRISJ ⁽²⁾	Data Direction	n Control Regi	ster for PORT	J					1111 1111	60, 157
TRISF Data Direction Control Register for PORTE Data Direction Control Register for PORTE TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTC 1111 1111 60, 13 TRISB Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch LATG — Read PORTG Data Latch, Write PORTG Data Latch LATF Read PORTE Data Latch, Write PORTE Data Latch LATE Read PORTE Data Latch, Write PORTD Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch XXXX XXXX 60, 14 LATC Read PORTC Data Latch, Write PORTD Data Latch XXXX XXXX 60, 14	TRISH ⁽²⁾	Data Direction	n Control Regi	ster for PORT	Н					1111 1111	60, 155
TRISE Data Direction Control Register for PORTE 1111 1111 60, 14 TRISD Data Direction Control Register for PORTD 1111 1111 60, 14 TRISC Data Direction Control Register for PORTC 1111 1111 60, 13 TRISB Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA 1111 1111 60, 13 LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch 2xxx 2xxx 60, 15 LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch 2xxx 2xxx 60, 15 LATG — Read PORTF Data Latch, Write PORTF Data Latch 2xxx 2xxx 60, 15 LATF Read PORTF Data Latch, Write PORTF Data Latch 2xxx 2xxx 60, 14 LATE Read PORTE Data Latch, Write PORTE Data Latch 2xxx 2xxx 60, 14 LATD Read PORTD Data Latch, Write PORTD Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx 2xxx 60, 13	TRISG	_	_	_	Data Direction	n Control Regi	ster for PORT	G		1 1111	60, 152
TRISD Data Direction Control Register for PORTD 1111 1111 60, 14: TRISC Data Direction Control Register for PORTC 1111 1111 60, 13: TRISB Data Direction Control Register for PORTB 1111 1111 60, 13: TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA 1111 1111 60, 13: LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch xxxx xxxx 60, 15: LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch xxxx xxxx 60, 15: LATG — Read PORTF Data Latch xxxx xxxx 60, 15: LATF Read PORTF Data Latch, Write PORTF Data Latch xxxx xxxx 60, 14: LATD Read PORTD Data Latch, Write PORTD Data Latch xxxx xxxx 60, 14: LATC Read PORTD Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 13: LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 13: LATC Read PORTC Data Latch, Write PORTC Data Latch	TRISF	Data Direction	n Control Regi	ster for PORT	F					1111 1111	60, 149
TRISC Data Direction Control Register for PORTC 1111 1111 60, 13 TRISB Data Direction Control Register for PORTB 1111 1111 60, 13 TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA 1111 1111 60, 13 LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch xxxx xxxx 60, 15 LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch xxxx xxxx 60, 15 LATG — Read PORTG Data Latch, Write PORTG Data Latch xxxx xxxx 60, 15 LATE Read PORTE Data Latch, Write PORTE Data Latch xxxx xxxx 60, 14 LATD Read PORTD Data Latch, Write PORTD Data Latch xxxx xxxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 13	TRISE	Data Direction	n Control Regi	ster for PORT	E					1111 1111	60, 147
TRISB Data Direction Control Register for PORTB TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch LATG — Read PORTG Data Latch, Write PORTG Data Latch LATF Read PORTF Data Latch, Write PORTF Data Latch LATE Read PORTE Data Latch, Write PORTE Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch	TRISD	Data Direction	n Control Regi	ster for PORT	D					1111 1111	60, 142
TRISA TRISA7 ⁽⁴⁾ TRISA6 ⁽⁴⁾ Data Direction Control Register for PORTA 1111 1111 60, 13. LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch 2xxx xxxx 60, 15. LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch 2xxx xxxx 60, 15. LATG — Read PORTG Data Latch, Write PORTG Data Latch 2xxx xxxx 60, 15. LATF Read PORTF Data Latch, Write PORTF Data Latch 2xxx xxxx 60, 14. LATE Read PORTE Data Latch, Write PORTE Data Latch 2xxx xxxx 60, 14. LATD Read PORTD Data Latch, Write PORTD Data Latch 2xxx xxxx 60, 14. LATC Read PORTC Data Latch, Write PORTD Data Latch 2xxx xxxx 60, 14. LATC Read PORTC Data Latch, Write PORTC Data Latch 2xxx xxxx 60, 14.	TRISC	Data Direction	n Control Regi	ster for PORT	С					1111 1111	60, 139
LATJ ⁽²⁾ Read PORTJ Data Latch, Write PORTJ Data Latch EATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch EATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch EATH Read PORTG Data Latch, Write PORTG Data Latch EATH Read PORTF Data Latch, Write PORTF Data Latch EATH EATH Read PORTE Data Latch, Write PORTE Data Latch EATH EATH	TRISB	Data Direction	n Control Regi	ster for PORT	В					1111 1111	60, 136
LATH ⁽²⁾ Read PORTH Data Latch, Write PORTH Data Latch LATG — Read PORTG Data Latch, Write PORTG Data Latch LATF Read PORTF Data Latch, Write PORTF Data Latch LATE Read PORTE Data Latch, Write PORTE Data Latch LATE Read PORTE Data Latch, Write PORTE Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch XXXX XXXX 60, 14:	TRISA	TRISA7 ⁽⁴⁾	TRISA6 ⁽⁴⁾	Data Directio	n Control Regis	ster for PORT	A			1111 1111	60, 133
LATG — — Read PORTG Data Latch, Write PORTG Data Latch — — xxxx 60, 150 LATF Read PORTF Data Latch, Write PORTF Data Latch	LATJ ⁽²⁾	Read PORTJ	Data Latch, V	rite PORTJ D	ata Latch					xxxx xxxx	60, 156
LATF Read PORTF Data Latch, Write PORTF Data Latch LATE Read PORTE Data Latch, Write PORTE Data Latch LATD Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14 xxxx xxxx 60, 14 xxxx xxxx 60, 14 xxxx xxxx 60, 14	LATH ⁽²⁾								xxxx xxxx	60, 153	
LATE Read PORTE Data Latch, Write PORTE Data Latch xxxx xxxx 60, 14 LATD Read PORTD Data Latch, Write PORTD Data Latch xxxx xxxx 60, 14 LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 13	LATG	Read PORTG Data Latch, Write PORTG Data Latch							x xxxx	60, 150	
LATD Read PORTD Data Latch, Write PORTD Data Latch LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 14: xxx xxxx 60, 13:	LATF	Read PORTF Data Latch, Write PORTF Data Latch							xxxx xxxx	60, 148	
LATC Read PORTC Data Latch, Write PORTC Data Latch xxxx xxxx 60, 13:	LATE	Read PORTE Data Latch, Write PORTE Data Latch								xxxx xxxx	60, 145
	LATD	Read PORTD Data Latch, Write PORTD Data Latch								xxxx xxxx	60, 142
LATB Read PORTB Data Latch. Write PORTB Data Latch xxxx xxxx 60 13	LATC	Read PORTC Data Latch, Write PORTC Data Latch								xxxx xxxx	60, 139
AAA AAA 00, 10	LATB	Read PORTB Data Latch, Write PORTB Data Latch								xxxx xxxx	60, 136
LATA LATA7 ⁽⁴⁾ LATA6 ⁽⁴⁾ Read PORTA Data Latch, Write PORTA Data Latch xxxx xxxx 60, 13	LATA	LATA7 ⁽⁴⁾	LATA6 ⁽⁴⁾	Read PORTA	Data Latch, W	/rite PORTA D	ata Latch			xxxx xxxx	60, 133

Legend x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

- 5: RG5 is only available when Master Clear is disabled (MCLRE configuration bit = 0). Otherwise, RG5 reads as '0'.
- **6:** Bit 7 and Bit 6 are cleared by user software or by a POR.

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

^{2:} These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

^{3:} The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

^{4:} RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes.

When disabled, these bits read as '0'.

TABLE 5-3: REGISTER FILE SUMMARY (CONTINUED)

Filename	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
PORTJ ⁽²⁾	Read PORTJ	pins, Write PC	DRTJ Data Lat	ch					xxxx xxxx	60, 156
PORTH ⁽²⁾	Read PORTH	I pins, Write Po	ORTH Data La	itch					0000 xxxx	60, 153
PORTG	_	_	RG5 ⁽⁵⁾	Read PORTO	i pins, Write P	ORTG Data La	atch		xx xxxx	60, 150
PORTF	Read PORTF	pins, Write Po	ORTF Data La	tch					x000 0000	60, 148
PORTE	Read PORTE	pins, Write Po	ORTE Data La	tch					xxxx xxxx	60, 145
PORTD	Read PORTD	pins, Write Po	ORTD Data La	itch					xxxx xxxx	60, 142
PORTC	Read PORTO	pins, Write Po	ORTC Data La	itch					xxxx xxxx	60, 139
PORTB	Read PORTB	pins, Write Po	ORTB Data La	tch					xxxx xxxx	60, 136
PORTA	RA7 ⁽⁴⁾	RA6 ⁽⁴⁾	Read PORTA	pins, Write Po	ORTA Data La	tch			xx0x 0000	61, 133
SPBRGH1	EUSART1 Ba	ud Rate Gene	rator High byte	Э					0000 0000	61, 252
BAUDCON1	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	61, 250
SPBRGH2	EUSART2 Ba	ud Rate Gene	rator High byte	Э					0000 0000	61, 252
BAUDCON2	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	01-0 0-00	61, 250
ECCP1DEL	P1RSEN	P1DC6	P1DC5	P1DC4	P1DC3	P1DC2	P1DC1	P1DC0	0000 0000	61, 200
TMR4	Timer4 Regis	ter							0000 0000	61, 178
PR4	Timer4 Period	d Register							1111 1111	61, 178
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	-000 0000	61, 178
CCPR4H	Capture/Com	pare/PWM Re	gister 4 High E	Byte					xxxx xxxx	61, 180
CCPR4L	Capture/Com	pare/PWM Re	gister 4 Low B	yte					xxxx xxxx	61, 180
CCP4CON	_	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	00 0000	61, 179
CCPR5H	Capture/Com	pare/PWM Re	gister 5 High E	Byte					xxxx xxxx	61, 180
CCPR5L	Capture/Com	pare/PWM Re	gister 5 Low B	yte					xxxx xxxx	61, 180
CCP5CON	_	_	DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	00 0000	61, 179
SPBRG2	EUSART2 Ba	ud Rate Gene	rator, Low Byt	e					0000 0000	61, 252
RCREG2	EUSART2 Re	ceive Registe	r						0000 0000	61, 260
TXREG2	EUSART2 Tra	ansmit Registe	er						0000 0000	61, 257
TXSTA2	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	0000 0010	61, 248
RCSTA2	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	61, 249
ECCP3AS	ECCP3ASE	ECCP3AS2	ECCP3AS1	ECCP3AS0	PSS3AC1	PSS3AC0	PSS3BD1	PSS3BD0	0000 0000	61, 201
ECCP3DEL	P3RSEN	P3DC6	P3DC5	P3DC4	P3DC3	P3DC2	P3DC1	P3DC0	0000 0000	61, 200
ECCP2AS	ECCP2ASE	ECCP2AS2	ECCP2AS1	ECCP2AS0	PSS2AC1	PSS2AC0	PSS2BD1	PSS2BD0	0000 0000	61, 201
ECCP2DEL	P2RSEN	P2DC6	P2DC5	P2DC4	P2DC3	P2DC2	P2DC1	P2DC0	0000 0000	61, 200
SSP2BUF	MSSP2 Rece	ive Buffer/Trar	nsmit Register						xxxx xxxx	61, 170
SSP2ADD	MSSP2 Address Register in I ² C Slave Mode. MSSP2 Baud Rate Reload Register in I ² C Master Mode.						ode.	0000 0000	61, 170	
SSP2STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	61, 216
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	61, 217
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	61, 218

Legend x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise, this bit reads as '0'.

^{2:} These registers and/or bits are not implemented on 64-pin devices and are read as '0'. Reset values are shown for 80-pin devices; individual unimplemented bits should be interpreted as '-'.

^{3:} The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as '0'. See Section 2.6.4 "PLL in INTOSC Modes".

^{4:} RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

^{5:} RG5 is only available when Master Clear is disabled (MCLRE configuration bit = 0). Otherwise, RG5 reads as '0'.

^{6:} Bit 7 and Bit 6 are cleared by user software or by a POR.

5.3.5 STATUS REGISTER

The Status register, shown in Register 5-2, contains the arithmetic status of the ALU. As with any other SFR, it can be the operand for any instruction.

If the Status register is the destination for an instruction that affects the Z, DC, C, OV or N bits, the results of the instruction are not written; instead, the Status register is updated according to the instruction performed. Therefore, the result of an instruction with the Status register as its destination may be different than intended. As an example, CLRF STATUS will set the Z bit and leave the remaining status bits unchanged ('000u u1uu').

It is recommended that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the Status register, because these instructions do not affect the Z, C, DC, OV or N bits in the Status register.

For other instructions that do not affect Status bits, see the instruction set summaries in Table 26-2 and Table 26-3.

Note:	The	C and	DC bits	opera	ite as the borr	ow
	and	digit	borrow	bits,	respectively,	in
	subti	raction	١.			

REGISTER 5-2: STATUS: ARITHMETIC STATUS REGISTER

	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	_	_	_	N	OV	Z	DC	С
Ī	bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 **N:** Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

- 1 = Result was negative
- 0 = Result was positive
- bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude which causes the sign bit (bit 7 of the result) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred
- bit 2 Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit Carry/borrow bit

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

- 1 = A carry-out from the 4th low-order bit of the result occurred
- 0 = No carry-out from the 4th low-order bit of the result

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either bit 4 or bit 3 of the source register.

bit 0 C: Carry/borrow bit

For ADDWF, ADDLW, SUBLW and SUBWF instructions:

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the 2's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low-order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

5.4 Data Addressing Modes

Note:

The execution of some instructions in the core PIC18 instruction set are changed when the PIC18 extended instruction set is enabled. See Section 5.5 "Data Memory and the Extended Instruction Set" for more information.

The data memory space can be addressed in several ways. For most instructions, the addressing mode is fixed. Other instructions may use up to three modes, depending on which operands are used and whether or not the extended instruction set is enabled.

The addressing modes are:

- Inherent
- Literal
- Direct
- Indirect

An additional addressing mode, Indexed Literal Offset, is available when the extended instruction set is enabled (XINST configuration bit = 1). Its operation is discussed in greater detail in **Section 5.5.1 "Indexed Addressing with Literal Offset**".

5.4.1 INHERENT AND LITERAL ADDRESSING

Many PIC18 control instructions do not need any argument at all; they either perform an operation that globally affects the device or they operate implicitly on one register. This addressing mode is known as Inherent Addressing. Examples include SLEEP, RESET and DAW.

Other instructions work in a similar way but require an additional explicit argument in the opcode. This is known as Literal Addressing mode because they require some literal value as an argument. Examples include ADDLW and MOVLW, which respectively, add or move a literal value to the W register. Other examples include CALL and GOTO, which include a 20-bit program memory address.

5.4.2 DIRECT ADDRESSING

Direct addressing specifies all or part of the source and/or destination address of the operation within the opcode itself. The options are specified by the arguments accompanying the instruction.

In the core PIC18 instruction set, bit-oriented and byteoriented instructions use some version of direct addressing by default. All of these instructions include some 8-bit literal address as their Least Significant Byte. This address specifies either a register address in one of the banks of data RAM (Section 5.3.3 "General Purpose Register File") or a location in the Access Bank (Section 5.3.2 "Access Bank") as the data source for the instruction. The Access RAM bit 'a' determines how the address is interpreted. When 'a' is '1', the contents of the BSR (Section 5.3.1 "Bank Select Register (BSR)") are used with the address to determine the complete 12-bit address of the register. When 'a' is '0', the address is interpreted as being a register in the Access Bank. Addressing that uses the Access RAM is sometimes also known as Direct Forced Addressing mode.

A few instructions, such as MOVFF, include the entire 12-bit address (either source or destination) in their opcodes. In these cases, the BSR is ignored entirely.

The destination of the operation's results is determined by the destination bit 'd'. When 'd' is '1', the results are stored back in the source register, overwriting its original contents. When 'd' is '0', the results are stored in the W register. Instructions without the 'd' argument have a destination that is implicit in the instruction; their destination is either the target register being operated on or the W register.

5.4.3 INDIRECT ADDRESSING

Indirect addressing allows the user to access a location in data memory without giving a fixed address in the instruction. This is done by using File Select Registers (FSRs) as pointers to the locations to be read or written to. Since the FSRs are themselves located in RAM as Special File Registers, they can also be directly manipulated under program control. This makes FSRs very useful in implementing data structures, such as tables and arrays in data memory.

The registers for indirect addressing are also implemented with Indirect File Operands (INDFs) that permit automatic manipulation of the pointer value with auto-incrementing, auto-decrementing or offsetting with another value. This allows for efficient code, using loops, such as the example of clearing an entire RAM bank in Example 5-5.

EXAMPLE 5-5: HOW TO CLEAR RAM
(BANK 1) USING
INDIRECT ADDRESSING

	LFSR	FSR0, 100h	;	
NEXT	CLRF	POSTINC0	;	Clear INDF
			;	register then
			;	inc pointer
	BTFSS	FSROH, 1	;	All done with
			;	Bank1?
	BRA	NEXT	;	NO, clear next
CONTINU	JE		;	YES, continue

5.4.3.1 FSR Registers and the INDF Operand

At the core of indirect addressing are three sets of registers: FSR0, FSR1 and FSR2. Each represents a pair of 8-bit registers, FSRnH and FSRnL. The four upper bits of the FSRnH register are not used so each FSR pair holds a 12-bit value. This represents a value that can address the entire range of the data memory in a linear fashion. The FSR register pairs, then, serve as pointers to data memory locations.

Indirect addressing is accomplished with a set of Indirect File Operands, INDF0 through INDF2. These can be thought of as "virtual" registers: they are mapped in the SFR space, but are not physically implemented. Reading or writing to a particular INDF register actually accesses its corresponding FSR register pair. A read from INDF1, for example, reads the data at the address indicated by FSR1H:FSR1L. Instructions that use the INDF registers as operands actually use the contents of their corresponding FSR as a pointer to the instruction's target. The INDF operand is just a convenient way of using the pointer.

Because indirect addressing uses a full 12-bit address, data RAM banking is not necessary. Thus, the current contents of the BSR and the Access RAM bit have no effect on determining the target address.

5.4.3.2 FSR Registers and POSTINC, POSTDEC, PREINC and PLUSW


In addition to the INDF operand, each FSR register pair also has four additional indirect operands. Like INDF, these are "virtual" registers that cannot be indirectly read or written to. Accessing these registers actually accesses the associated FSR register pair, but also performs a specific action on its stored value. They are:

- POSTDEC: accesses the FSR value, then automatically decrements it by 1 afterwards
- POSTINC: accesses the FSR value, then automatically increments it by 1 afterwards
- PREINC: increments the FSR value by 1, then uses it in the operation
- PLUSW: adds the signed value of the W register (range of -127 to 128) to that of the FSR and uses the new value in the operation.

In this context, accessing an INDF register uses the value in the FSR registers without changing them. Similarly, accessing a PLUSW register gives the FSR value offset by the value in the W register; neither value is actually changed in the operation. Accessing the other virtual registers changes the value of the FSR registers.

Operations on the FSRs with POSTDEC, POSTINC and PREINC affect the entire register pair; that is, roll-overs of the FSRnL register from FFh to 00h carry over to the FSRnH register. On the other hand, results of these operations do not change the value of any flags in the Status register (e.g., Z, N, OV, etc.).

FIGURE 5-8: INDIRECT ADDRESSING



The PLUSW register can be used to implement a form of indexed addressing in the data memory space. By manipulating the value in the W register, users can reach addresses that are fixed offsets from pointer addresses. In some applications, this can be used to implement some powerful program control structure, such as software stacks, inside of data memory.

5.4.3.3 Operations by FSRs on FSRs

Indirect addressing operations that target other FSRs or virtual registers represent special cases. For example, using an FSR to point to one of the virtual registers will not result in successful operations. As a specific case, assume that FSR0H:FSR0L contains FE7h, the address of INDF1. Attempts to read the value of the INDF1 using INDF0 as an operand will return 00h. Attempts to write to INDF1 using INDF0 as the operand will result in a NOP.

On the other hand, using the virtual registers to write to an FSR pair may not occur as planned. In these cases, the value will be written to the FSR pair but without any incrementing or decrementing. Thus, writing to INDF2 or POSTDEC2 will write the same value to the FSR2H:FSR2L.

Since the FSRs are physical registers mapped in the SFR space, they can be manipulated through all direct operations. Users should proceed cautiously when working on these registers, particularly if their code uses indirect addressing.

Similarly, operations by indirect addressing are generally permitted on all other SFRs. Users should exercise the appropriate caution that they do not inadvertently change settings that might affect the operation of the device.

5.5 Data Memory and the Extended Instruction Set

Enabling the PIC18 extended instruction set (XINST configuration bit = 1) significantly changes certain aspects of data memory and its addressing. Specifically, the use of the Access Bank for many of the core PIC18 instructions is different; this is due to the introduction of a new addressing mode for the data memory space.

What does not change is just as important. The size of the data memory space is unchanged, as well as its linear addressing. The SFR map remains the same. Core PIC18 instructions can still operate in both Direct and Indirect Addressing mode; inherent and literal instructions do not change at all. Indirect addressing with FSR0 and FSR1 also remain unchanged.

5.5.1 INDEXED ADDRESSING WITH LITERAL OFFSET

Enabling the PIC18 extended instruction set changes the behavior of indirect addressing using the FSR2 register pair within Access RAM. Under the proper conditions, instructions that use the Access Bank – that is, most bit-oriented and byte-oriented instructions – can invoke a form of indexed addressing using an offset specified in the instruction. This special addressing mode is known as Indexed Addressing with Literal Offset, or Indexed Literal Offset mode.

When using the extended instruction set, this addressing mode requires the following:

- The use of the Access Bank is forced ('a' = 0) and
- The file address argument is less than or equal to 5Fh.

Under these conditions, the file address of the instruction is not interpreted as the lower byte of an address (used with the BSR in direct addressing), or as an 8-bit address in the Access Bank. Instead, the value is interpreted as an offset value to an address pointer, specified by FSR2. The offset and the contents of FSR2 are added to obtain the target address of the operation.

5.5.2 INSTRUCTIONS AFFECTED BY INDEXED LITERAL OFFSET MODE

Any of the core PIC18 instructions that can use direct addressing are potentially affected by the Indexed Literal Offset Addressing mode. This includes all byte-oriented and bit-oriented instructions, or almost one-half of the standard PIC18 instruction set. Instructions that only use Inherent or Literal Addressing modes are unaffected.

Additionally, byte-oriented and bit-oriented instructions are not affected if they do not use the Access Bank (Access RAM bit is '1'), or include a file address of 60h or above. Instructions meeting these criteria will continue to execute as before. A comparison of the different possible addressing modes when the extended instruction set is enabled in shown in Figure 5-9.

Those who desire to use byte-oriented or bit-oriented instructions in the Indexed Literal Offset mode should note the changes to assembler syntax for this mode. This is described in more detail in **Section 26.2.1** "Extended Instruction Syntax".

FIGURE 5-9: COMPARING ADDRESSING OPTIONS FOR BIT-ORIENTED AND BYTE-ORIENTED INSTRUCTIONS (EXTENDED INSTRUCTION SET ENABLED)

EXAMPLE INSTRUCTION: ADDWF, f, d, a (Opcode: 0010 01da fffff fffff)

When 'a' = 0 and $f \ge 60h$:

The instruction executes in Direct Forced mode. 'f' is interpreted as a location in the Access RAM between 060h and 0FFh. This is the same as locations 060h to 07Fh (Bank 0) and F80h to FFFh (Bank 15) of data memory.

Locations below 60h are not available in this addressing mode.

When 'a' = 0 and $f \le 5Fh$:


The instruction executes in Indexed Literal Offset mode. 'f' is interpreted as an offset to the address value in FSR2. The two are added together to obtain the address of the target register for the instruction. The address can be anywhere in the data memory space.


Note that in this mode, the correct syntax is now:


ADDWF [k], d where 'k' is the same as 'f'.

When 'a' = 1 (all values of f):

The instruction executes in Direct mode (also known as Direct Long mode). 'f' is interpreted as a location in one of the 16 banks of the data memory space. The bank is designated by the Bank Select Register (BSR). The address can be in any implemented bank in the data memory space.







5.5.3 MAPPING THE ACCESS BANK IN INDEXED LITERAL OFFSET MODE


The use of Indexed Literal Offset Addressing mode effectively changes how the first 96 locations of Access RAM (00h to 5Fh) are mapped. Rather than containing just the contents of the bottom half of Bank 0, this mode maps the contents from Bank 0 and a user defined "window" that can be located anywhere in the data memory space. The value of FSR2 establishes the lower boundary of the addresses mapped into the window, while the upper boundary is defined by FSR2 plus 95 (5Fh). Addresses in the Access RAM above 5Fh are mapped as previously described (see Section 5.3.2 "Access Bank"). An example of Access Bank remapping in this addressing mode is shown in Figure 5-10.

Remapping of the Access Bank applies *only* to operations using the Indexed Literal Offset mode. Operations that use the BSR (Access RAM bit is '1') will continue to use direct addressing as before.

5.6 PIC18 Instruction Execution and the Extended Instruction Set

Enabling the extended instruction set adds eight additional commands to the existing PIC18 instruction set. These instructions are executed as described in **Section 26.2 "Extended Instruction Set"**.

FIGURE 5-10: REMAPPING THE ACCESS BANK WITH INDEXED LITERAL OFFSET ADDRESSING



6.0 FLASH PROGRAM MEMORY

The Flash program memory is readable, writable and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 64 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

6.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16 bits wide, while the data RAM space is 8 bits wide. Table reads and table writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table read operations retrieve data from program memory and place it into the data RAM space. Figure 6-1 shows the operation of a table read with program memory and data RAM.

Table write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in **Section 6.5 "Writing to Flash Program Memory"**. Figure 6-2 shows the operation of a table write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a table write is being used to write executable code into program memory, program instructions will need to be word aligned.





FIGURE 6-2: TABLE WRITE OPERATION



Note 1: Table Pointer actually points to one of 64 holding registers, the address of which is determined by TBLPTRL<5:0>. The process for physically writing data to the program memory array is discussed in Section 6.5 "Writing to Flash Program Memory".

6.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- · EECON2 register
- TABLAT register
- · TBLPTR registers

6.2.1 EECON1 AND EECON2 REGISTERS

The EECON1 register (Register 6-1) is the control register for memory accesses. The EECON2 register is not a physical register; it is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

The EEPGD control bit determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

The CFGS control bit determines if the access will be to the configuration/calibration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers regardless of EEPGD (see Section 25.0 "Special Features of the CPU"). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When FREE is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WR bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note: During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

REGISTER 6-1: EECON1: EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

bit 0

bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit

1 = Access Flash program memory

0 = Access data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Access Configuration registers

0 = Access Flash program or data EEPROM memory

Unimplemented: Read as '0' bit 5

bit 4 FREE: Flash Row Erase Enable bit

> 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)

0 = Perform write only

bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit

> 1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt)

0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

bit 2 WREN: Flash Program/Data EEPROM Write Enable bit

1 = Allows write cycles to Flash program/data EEPROM

0 = Inhibits write cycles to Flash program/data EEPROM

WR: Write Control bit bit 1

> 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

> 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)

0 = Does not initiate an EEPROM read

Legend:

W = Writable bit R = Readable bit

S = Bit can be set by software, but not cleared U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

6.2.2 TABLAT – TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch register is used to hold 8-bit data during data transfers between program memory and data RAM.

6.2.3 TBLPTR – TABLE POINTER REGISTER

The Table Pointer (TBLPTR) register addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low-order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the device ID, the user ID and the configuration bits.

The Table Pointer register, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 6-1. These operations on the TBLPTR only affect the low-order 21 bits.

6.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes and erases of the Flash program memory.

When a TBLRD is executed, all 22 bits of the TBLPTR determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the six LSbs of the Table Pointer register (TBLPTR<5:0>) determine which of the 64 program memory holding registers is written to. When the timed write to program memory begins (via the WR bit), the 16 MSbs of the TBLPTR (TBLPTR<21:6>) determine which program memory block of 64 bytes is written to. For more detail, see Section 6.5 "Writing to Flash Program Memory".


When an erase of program memory is executed, the 16 MSbs of the Table Pointer register (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 6-3 describes the relevant boundaries of TBLPTR based on Flash program memory operations.

TABLE C 1.	TABLE POINTER OPERATIONS WITH TRURD AND TRUWT INSTRUCTIONS
TABLE 6-1:	TABLE POINTER OPERATIONS WITH TBLBD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 6-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




6.3 Reading the Flash Program Memory

The TBLRD instruction is used to retrieve data from program memory and places it into data RAM. Table reads from program memory are performed one byte at a time.

TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next table read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 6-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 6-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 6-1: READING A FLASH PROGRAM MEMORY WORD

	MOVLW MOVWF MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	;	Load TBLPTR with the base address of the word
READ_WORD				
	TBLRD*+		;	read into TABLAT and increment
	MOVF	TABLAT, W	;	get data
	MOVWF	WORD_EVEN		
	TBLRD*+		;	read into TABLAT and increment
	MOVFW	TABLAT, W	;	get data
	MOVF	WORD_ODD		

6.4 Erasing Flash Program Memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control, can larger blocks of program memory be bulk erased. Word erase in the Flash array is not supported.

When initiating an erase sequence from the micro-controller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the Flash program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

6.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- Load Table Pointer register with address of row being erased.
- 2. Set the EECON1 register for the erase operation:
 - set EEPGD bit to point to program memory;
 - clear the CFGS bit to access program memory;
 - set WREN bit to enable writes;
 - set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- Write 0AAh to EECON2.
- Set the WR bit. This will begin the row erase cycle.
- The CPU will stall for duration of the erase for TIW (see parameter D133A).
- 8. Re-enable interrupts.

EXAMPLE 6-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE_ADDR_LOW	
	MOVWF	TBLPTRL	
ERASE_ROW			
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
Required	MOVLW	55h	
Sequence	MOVWF	EECON2	; write 55h
	MOVLW	0AAh	
	MOVWF	EECON2	; write OAAh
	BSF	EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
1			

6.5 Writing to Flash Program Memory

The minimum programming block is 32 words or 64 bytes. Word or byte programming is not supported.

Table writes are used internally to load the holding registers needed to program the Flash memory. There are 64 holding registers used by the table writes for programming.

Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction may need to be executed 64 times for each programming operation. All of the table write operations will essentially be short writes because only the holding registers are written. At the end of updating the 64 holding registers, the EECON1 register must be written to in order to start the programming operation with a long write.


The long write is necessary for programming the internal Flash. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump, rated to operate over the voltage range of the device.

Note: The default value of the holding registers on device Resets and after write operations is FFh. A write of FFh to a holding register does not modify that byte. This means that individual bytes of program memory may be modified, provided that the change does not attempt to change any bit from a '0' to a '1'. When modifying individual bytes, it is not necessary to load all 64 holding registers

before executing a write operation.

FIGURE 6-5: TABLE WRITES TO FLASH PROGRAM MEMORY



6.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- Load Table Pointer register with address being erased.
- 4. Execute the row erase procedure.
- Load Table Pointer register with address of first byte being written.
- Write the 64 bytes into the holding registers with auto-increment.
- 7. Set the EECON1 register for the write operation:
 - set EEPGD bit to point to program memory;
 - · clear the CFGS bit to access program memory;
 - · set WREN to enable byte writes.

- 8. Disable interrupts.
- 9. Write 55h to EECON2.
- 10. Write 0AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write for TIW (see parameter D133A).
- 13. Re-enable interrupts.
- 14. Verify the memory (table read).

An example of the required code is shown in Example 6-3 on the following page.

Note: Before setting the WR bit, the Table Pointer address needs to be within the intended address range of the 64 bytes in the holding register.

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY

READ_BLOCK	MOVLW MOVWF	D'64 COUNTER BUFFER_ADDR_HIGH FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRH	<pre>; number of bytes in erase block ; point to buffer ; Load TBLPTR with the base ; address of the memory block</pre>
READ_BLOCK	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	BUFFER_ADDR_HIGH FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; Load TBLPTR with the base
READ_BLOCK	MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF TBLRD*+ MOVF	FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; Load TBLPTR with the base
READ_BLOCK	MOVWF MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF TBLRD*+ MOVF	FSROH BUFFER_ADDR_LOW FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	; Load TBLPTR with the base
READ_BLOCK	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF TBLRD*+ MOVF	BUFFER_ADDR_LOW FSR0L CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	
READ_BLOCK	MOVWF MOVLW MOVWF MOVLW MOVWF MOVWF TBLRD*+ MOVF	FSROL CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	
READ_BLOCK	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF TBLRD*+ MOVF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	
READ_BLOCK	MOVWF MOVLW MOVWF MOVWF TBLRD*+ MOVF	TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	
READ_BLOCK	MOVLW MOVWF MOVLW MOVWF TBLRD*+ MOVF	CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW	, address of the memory block
READ_BLOCK	MOVWF MOVLW MOVWF TBLRD*+ MOVF	TBLPTRH CODE_ADDR_LOW	
READ_BLOCK	MOVLW MOVWF TBLRD*+ MOVF	CODE_ADDR_LOW	
READ_BLOCK	MOVWF TBLRD*+ MOVF		
READ_BLOCK	TBLRD*+	TBLPTKL	
READ_BLOCK	MOVF		
	MOVF		mand into MADIAM and inc
		mana	; read into TABLAT, and inc
		TABLAT, W	; get data
	MOVWF	POSTINCO	; store data
	DECFSZ	COUNTER	; done?
	BRA	READ_BLOCK	; repeat
MODIFY_WORD			
	MOVLW	DATA_ADDR_HIGH	; point to buffer
	MOVWF	FSR0H	
	MOVLW	DATA_ADDR_LOW	
	MOVWF	FSR0L	
	MOVLW	NEW_DATA_LOW	; update buffer word
	MOVWF	POSTINCO	
	MOVLW	NEW_DATA_HIGH	
	MOVWF	INDF0	
ERASE_BLOCK			
	MOVLW	CODE_ADDR_UPPER	; load TBLPTR with the base
	MOVWF	TBLPTRU	; address of the memory block
	MOVLW	CODE_ADDR_HIGH	
	MOVWF	TBLPTRH	
	MOVLW	CODE ADDR LOW	
	MOVWF	TBLPTRL	
	BSF	EECON1, EEPGD	; point to Flash program memory
	BCF	EECON1, CFGS	; access Flash program memory
	BSF	EECON1, WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON, GIE	; disable interrupts
	MOVLW	55h	,
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	0AAh	,
Dodaence	MOVWF	EECON2	; write OAAh
	BSF	EECON2 EECON1, WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts
	TBLRD*-	INICON, OIL	; dummy read decrement
		BUFFER ADDR HIGH	; point to buffer
	MOVIME		, Point to purier
	MOVWF	FSROH	
	MOVIME	BUFFER_ADDR_LOW	
MDIME DIFFEED DACK	MOVWF	FSR0L	
WRITE_BUFFER_BACK	MOVIT W	D/64	. number of butog in helding resistant
	MOVINE	D'64	; number of bytes in holding register
ביים השומו שמי ניים מיים	MOVWF	COUNTER	
WRITE_BYTE_TO_HREGS		DOGETNICO PERC	man landa as bussen dans
	MOVFF	POSTINCO, WREG	; get low byte of buffer data
	MOVWF	TABLAT	; present data to table latch
	TBLWT+*		; write data, perform a short write
			; to internal TBLWT holding register.
	DECFSZ	COUNTER	; loop until buffers are full
	BRA	WRITE_WORD_TO_HREGS	

EXAMPLE 6-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_MEMORY					
	BSF	EECON1,	EEPGD	;	point to Flash program memory
	BCF	EECON1,	CFGS	;	access Flash program memory
	BSF	EECON1,	WREN	;	enable write to memory
	BCF	INTCON,	GIE	;	disable interrupts
	MOVLW	55h			
Required	MOVWF	EECON2		;	write 55h
Sequence	MOVLW	0AAh			
	MOVWF	EECON2		;	write OAAh
	BSF	EECON1,	WR	;	start program (CPU stall)
	BSF	INTCON,	GIE	;	re-enable interrupts
	BCF	EECON1,	WREN	;	disable write to memory

6.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected Reset, the memory location just programmed should be verified and reprogrammed if needed. If the write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation, the user can check the WRERR bit and rewrite the location(s) as needed.

6.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to Flash program memory, the write initiate sequence must also be followed. See Section 25.0 "Special Features of the CPU" for more detail.

6.6 Flash Program Operation During Code Protection

See Section 25.5 "Program Verification and Code Protection" for details on code protection of Flash program memory.

TABLE 6-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TBLPTRU	_	_	bit 21	Program Me	emory Table F	Pointer Uppe	r Byte (TBLP	TR<20:16>)	57
TBPLTRH	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							57	
TBLPTRL	Program Memory Table Pointer Low Byte (TBLPTR<7:0>)							57	
TABLAT	Program Memory Table Latch							57	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	57
EECON2	EEPROM Control Register 2 (not a physical register)							59	
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	59
IPR2	OSCFIP	CMIP		EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

NOTES:

7.0 EXTERNAL MEMORY BUS

Note: The External Memory Bus is not implemented on PIC18F6627 and PIC18F6722 (64-pin) devices.

The External Memory Bus allows the device to access external memory devices (such as Flash, EPROM, SRAM, etc.) as program or data memory. It supports both 8-bit and 16-bit data-width modes, and four address widths from 8 to 20 bits.

The bus is implemented with 28 pins, multiplexed across four I/O ports. Three ports (PORTD, PORTE and PORTH) are multiplexed with the address/data bus for a total of 20 available lines, while PORTJ is multiplexed with the bus control signals.

A list of the pins and their functions is provided in Table 7-1.

TABLE 7-1: PIC18F8627/8722 EXTERNAL BUS - I/O PORT FUNCTIONS

Name	Port	Bit	External Memory Bus Function	
RD0/AD0	PORTD	0	Address bit 0 or Data bit 0	
RD1/AD1	PORTD	1	Address bit 1 or Data bit 1	
RD2/AD2	PORTD	2	Address bit 2 or Data bit 2	
RD3/AD3	PORTD	3	Address bit 3 or Data bit 3	
RD4/AD4	PORTD	4	Address bit 4 or Data bit 4	
RD5/AD5	PORTD	5	Address bit 5 or Data bit 5	
RD6/AD6	PORTD	6	Address bit 6 or Data bit 6	
RD7/AD7	PORTD	7	Address bit 7 or Data bit 7	
RE0/AD8	PORTE	0	Address bit 8 or Data bit 8	
RE1/AD9	PORTE	1	Address bit 9 or Data bit 9	
RE2/AD10	PORTE	2	Address bit 10 or Data bit 10	
RE3/AD11	PORTE	3	Address bit 11 or Data bit 11	
RE4/AD12	PORTE	4	Address bit 12 or Data bit 12	
RE5/AD13	PORTE	5	Address bit 13 or Data bit 13	
RE6/AD14	PORTE	6	Address bit 14 or Data bit 14	
RE7/AD15	PORTE	7	Address bit 15 or Data bit 15	
RH0/A16	PORTH	0	Address bit 16	
RH1/A17	PORTH	1	Address bit 17	
RH2/A18	PORTH	2	Address bit 18	
RH3/A19	PORTH	3	Address bit 19	
RJ0/ALE	PORTJ	0	Address Latch Enable (ALE) Control pin	
RJ1/OE	PORTJ	1	Output Enable (OE) Control pin	
RJ2/WRL	PORTJ	2	Write Low (WRL) Control pin	
RJ3/WRH	PORTJ	3	Write High (WRH) Control pin	
RJ4/BA0	PORTJ	4	Byte Address bit 0 (BA0)	
RJ5/CE	PORTJ	5	Chip Enable (CE) Control pin	
RJ6/LB	PORTJ	6	Lower Byte Enable (LB) Control pin	
RJ7/UB	PORTJ	7	Upper Byte Enable (UB) Control pin	

Note: For the sake of clarity, only I/O port and external bus assignments are shown here. One or more additional multiplexed features may be available on some pins.

7.1 External Memory Bus Control

The operation of the interface is controlled by the MEMCON register (Register 7-1). This register is available in all program memory operating modes except Microcontroller mode. In this mode, the register is disabled and cannot be written to.

The EBDIS bit (MEMCON<7>) controls the operation of the bus and related port functions. Clearing EBDIS enables the interface and disables the I/O functions of the ports, as well as any other functions multiplexed to those pins. Setting the bit enables the I/O ports and other functions, but allows the interface to override everything else on the pins when an external memory operation is required. By default, the external bus is always enabled and disables all other I/O.

The operation of the EBDIS bit is also influenced by the program memory mode being used. This is discussed in more detail in Section 7.4 "Program Memory Modes and the External Memory Bus".

The WAIT bits allow for the addition of wait states to external memory operations. The use of these bits is discussed in **Section 7.3 "Wait States"**.

The WM bits select the particular operating mode used when the bus is operating in 16-bit data-width mode. These are discussed in more detail in **Section 7.5** "16-bit Data Width Modes". These bits have no effect when an 8-bit data-width mode is selected.

REGISTER 7-1: MEMCON: EXTERNAL MEMORY BUS CONTROL REGISTER

R/W-0	U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EBDIS	_	WAIT1	WAIT0	_	_	WM1	WM0
bit7							bit0

- bit 7 EBDIS: External Bus Disable bit
 - 1 = External bus enabled when microcontroller accesses external memory; otherwise all external bus drivers are mapped as I/O ports
 - 0 = External bus always enabled, I/O ports are disabled
- bit 6 Unimplemented: Read as '0'
- bit 5-4 WAIT1: WAIT0: Table Reads and Writes Bus Cycle Wait Count bits
 - 11 = Table reads and writes will wait 0 Tcy
 - 10 = Table reads and writes will wait 1 TcY
 - 01 = Table reads and writes will wait 2 TCY
 - 00 = Table reads and writes will wait 3 TcY
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 WM1:WM0: TBLWT Operation with 16-bit Data Bus Width Select bits
 - 1X = Word Write mode: TABLAT0 and TABLAT1 word output, WRH active when TABLAT1 written
 - 01 = Byte Select mode: TABLAT data copied on both MS and LS Byte, WRH and (UB or LB) will activate
 - 00 = Byte Write mode: TABLAT data copied on both MS and LS Byte, WRH or WRL will activate

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

7.2 Address and Data Width

PIC18F8627/8722 devices can be independently configured for different address and data widths on the same memory bus. Both address and data width are set by configuration bits in the CONFIG3L register. As configuration bits, this means that these options can only be configured by programming the device, and are not controllable in software.

The BW bit selects an 8-bit or 16-bit data bus width. Setting this bit (default) selects a data width of 16 bits.

The ADW1:ADW0 bits determine the address bus width. The available options are 20-bit (default), 16-bit, 12-bit and 8-bit. Selecting any of the options other than 20-bit width makes a corresponding number of high-order lines available for I/O functions; these pins are no longer affected by the setting of the EBDIS bit. For example, selecting a 16-bit address mode (ADW1:ADW0 = 10) disables A19:A16, and allows PORTH<3:0> to function without interruptions from the bus. Using smaller address widths allows users to tailor the memory bus to the size of the external memory space for a particular design while freeing up pins for dedicated I/O operation.

Because the ADW bits have the effect of disabling pins for memory bus operations, it is important to always select an address width at least equal to the data width. If 8-bit or 12-bit address widths are used with a 16-bit data width, the upper bits of data will not be available on the bus.

All combinations of address and data widths require multiplexing of address and data information on the same lines. The address and data multiplexing, as well as I/O ports made available by the use of smaller address widths, are summarized in Table 7-2.

7.2.1 21-BIT ADDRESSING

As an extension of 20-bit address width operation, the external memory bus can also fully address a 2 MByte memory space. This is done by using the Bus Address Bit 0 (BA0) control line as the least significant bit of the address. The UB and LB control signals may also be used with certain memory devices to select the upper and lower bytes within a 16-bit wide data word.

This addressing mode is available in both 8-bit and certain 16-bit data width modes. Additional details are provided in Section 7.5.3 "16-bit Byte Select Mode" and Section 7.6 "8-bit Data Width Modes".

7.3 Wait States

While it may be assumed that external memory devices will operate at the microcontroller clock rate, this is often not the case. In fact, many devices require longer times to write or retrieve data than the time allowed by the execution of table read or table write operations.

To compensate for this, the external memory bus can be configured to add a fixed delay to each table operation using the bus. Wait states are enabled by setting the WAIT configuration bit. When enabled, the amount of delay is set by the WAIT1:WAIT0 bits (MEMCON<5:4>). The delay is based on multiples of microcontroller instruction cycle time, and are added following the instruction cycle when the table operation is executed. The range is from no delay to 3 Tcy (default value).

TABLE 7-2: ADDRESS AND DATA LINES FOR DIFFERENT ADDRESS AND DATA WIDTHS

Data Width	Address Width	Multiplexed Data and Address Lines (and Corresponding Ports)	Address-only Lines (and Corresponding Ports)	Ports Available for I/O
	8 bit		_	All of PORTE and PORTH
8 bit	12 bit	AD7:AD0	AD11:AD8 (PORTE<3:0>)	PORTE<7:4>, All of PORTH
	16 bit	(PORTD<7:0>)	AD15:AD8 (PORTE<7:0>)	All of PORTH
	20 bit		A19:A8 (PORTE<7:0>, PORTH<3:0>)	_
	16 bit	AD15:AD0	_	All of PORTH
16 bit	20 bit	(PORTD<7:0>, PORTE<7:0>)	A19:A16 (PORTH<3:0>)	_

7.4 Program Memory Modes and the External Memory Bus

PIC18F8627/8722 devices are capable of operating in any one of four program memory modes, using combinations of on-chip and external program memory. The functions of the multiplexed port pins depends on the program memory mode selected, as well as the setting of the EBDIS bit.

In **Microcontroller Mode**, the bus is not active and the pins have their port functions only. Writes to the MEMCOM register are not permitted. The reset value of EBDIS ('0') is ignored, and EMB pins behave as I/O ports.

In **Microprocessor Mode**, the external bus is always active, and the port pins have only the external bus function. The value of EBDIS is ignored.

In Microprocessor with Boot Block or Extended Microcontroller Mode, the external program memory bus shares I/O port functions on the pins. When the device is fetching or doing Table Read/Table Write operations on the external program memory space, the pins will have the external bus function. If the device is fetching and accessing internal program memory locations only, the EBDIS control bit will change the pins from external memory to I/O port functions. When EBDIS = 0, the pins function as the external bus. When EBDIS = 1, the pins function as I/O ports.

If the device fetches or accesses external memory while EBDIS = 1, the pins will switch from I/O to external bus. If the EBDIS bit is set by a program executing from external memory, the action of setting the bit will be delayed until the program branches into the internal memory. At that time, the pins will change from external bus to I/O ports.

If the device is executing out of internal memory when EBDIS = 0, the memory bus address/data and control pins will not be active. They will go to a state where the active address/data pins are tri-state; the \overline{CE} , \overline{OE} , \overline{WRH} , \overline{WRL} , \overline{UB} and \overline{LB} signals are '1'; and ALE and BA0 are '0'. Note that only those pins associated with the current address width are forced to tri-state; the other pins continue to function as I/O. In the case of 16-bit address width, for example, only AD<15:0> (PORTD and PORTE) are affected; A<19:16> (PORTH<3:0>) continue to function as I/O.

In all external memory modes, the bus takes priority over any other peripherals that may share pins with it. This includes the Parallel Slave Port and serial communications modules which would otherwise take priority over the I/O port.

7.5 16-bit Data Width Modes

In 16-bit mode, the External Memory Bus can be connected to external memories in three different configurations:

- 16-bit Byte Write
- 16-bit Word Write
- · 16-bit Byte Select

The configuration to be used is determined by the WM1:WM0 bits in the MEMCON register (MEMCON<1:0>). These three different configurations allow the designer maximum flexibility in using both 8-bit and 16-bit devices with 16-bit data.

For all 16-bit modes, the Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. Following the address latch, the output enable signal (\overline{OE}) will enable both bytes of program memory at once to form <u>a</u> 16-bit instruction word. The Chip Enable signal (\overline{CE}) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.


In Byte Select mode, JEDEC standard Flash memories will require BA0 for the byte address line, and one I/O line, to select between Byte and Word mode. The other 16-bit modes do not need BA0. JEDEC standard static RAM memories will use the $\overline{\text{UB}}$ or $\overline{\text{LB}}$ signals for byte selection.

7.5.1 16-BIT BYTE WRITE MODE

Figure 7-1 shows an example of 16-bit Byte Write mode for PIC18F8627/8722 devices. This mode is used for two separate 8-bit memories connected for 16-bit operation. This generally includes basic EPROM and Flash devices. It allows Table Writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and <u>lower bytes</u> of the AD15:AD0 bus. The appropriate WRH or WRL control line is strobed on the LSb of the TBLPTR.

FIGURE 7-1: 16-BIT BYTE WRITE MODE EXAMPLE



7.5.2 16-BIT WORD WRITE MODE


Figure 7-2 shows an example of 16-bit Word Write mode for PIC18F8627/8722 devices. This mode is used for word-wide memories, which includes some of the EPROM and Flash-type memories. This mode allows opcode fetches and Table Reads from all forms of 16-bit memory, and Table Writes to any type of word-wide external memories. This method makes a distinction between TBLWT cycles to even or odd addresses.

During a TBLWT cycle to an even address (TBLPTR<0> = 0), the TABLAT data is transferred to a holding latch and the external address data bus is tri-stated for the data portion of the bus cycle. No write signals are activated.

During a TBLWT cycle to an odd address (TBLPTR<0> = 1), the TABLAT data is presented on the upper byte of the AD15:AD0 bus. The contents of the holding latch are presented on the lower byte of the AD15:AD0 bus.

The WRH signal is strobed for each write cycle; the WRL pin is unused. The signal on the BA0 pin indicates the least significant bit of TBLPTR, but it is left unconnected. Instead, the UB and LB signals are active to select both bytes. The obvious limitation to this method is that the Table Write must be done in pairs on a specific word boundary to correctly write a word location.

FIGURE 7-2: 16-BIT WORD WRITE MODE EXAMPLE




7.5.3 16-BIT BYTE SELECT MODE

Figure 7-3 shows an example of 16-bit Byte Select mode. This mode allows Table Write operations to word-wide external memories with byte-selection capability. This generally includes both word-wide Flash and SRAM devices.

During a TBLWT cycle, the TABLAT data is presented on the upper and lower byte of the AD15:AD0 bus. The WRH signal is strobed for each write cycle; the WRL pin is not used. The BA0 or $\overline{\text{UB}/\text{LB}}$ signals are used to select the byte to be written, based on the least significant bit of the TBLPTR register.

Flash and SRAM devices use different control signal combinations to implement byte-select mode. JEDEC standard Flash memories require that a controller I/O port pin be connected to the memory's BYTE/WORD pin to provide the select signal. They also use the BA0 signal from the controller as a byte address. JEDEC standard static RAM memories, on the other hand, use the $\overline{\text{UB}}$ or $\overline{\text{LB}}$ signals to select the byte.

FIGURE 7-3: 16-BIT BYTE SELECT MODE EXAMPLE



7.5.4 16-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-4 through Figure 7-6. All examples assume either 20-bit or 21-bit address widths.

FIGURE 7-4: EXTERNAL MEMORY BUS TIMING FOR TBLRD WITH A 1 TCY WAIT STATE (MICROPROCESSOR MODE)






FIGURE 7-5: EXTERNAL MEMORY BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)





7.6 8-bit Data Width Modes

In 8-bit Data Width mode, the external memory bus operates only in Multiplexed mode; that is, data shares the 8 least significant bits of the address bus.

Figure 7-7 shows an example of 8-bit Multiplexed mode for PIC18F8627/8722 devices. This mode is used for a single 8-bit memory connected for 16-bit operation. The instructions will be fetched as two 8-bit bytes on a shared data/address bus. The two bytes are sequentially fetched within one instruction cycle (TCY). Therefore, the designer must choose external memory devices according to timing calculations based on 1/2 TCY (2 times the instruction rate). For proper memory speed selection, glue logic propagation delay times must be considered along with setup and hold times.


The Address Latch Enable (ALE) pin indicates that the address bits A<15:0> are available on the External Memory Interface bus. The Output Enable signal (\overline{OE}) will enable one byte of program memory for a portion of

the instruction cycle, then BA0 will change and the second byte will be enabled to form the 16-bit instruction word. The least significant bit of the address, BA0, must be connected to the memory devices in this mode. The Chip Enable signal (CE) is active at any time that the microcontroller accesses external memory, whether reading or writing; it is inactive (asserted high) whenever the device is in Sleep mode.

This generally includes basic EPROM and Flash devices. It allows Table Writes to byte-wide external memories.

During a TBLWT instruction cycle, the TABLAT data is presented on the upper and lower bytes of the AD15:AD0 bus. The appropriate level of BA0 control line is strobed on the LSb of the TBLPTR.

FIGURE 7-7: 8-BIT MULTIPLEXED MODE EXAMPLE



7.6.1 8-BIT MODE TIMING

The presentation of control signals on the external memory bus is different for the various operating modes. Typical signal timing diagrams are shown in Figure 7-8 through Figure 7-11.

FIGURE 7-8: EXTERNAL BUS TIMING FOR TBLRD (MICROPROCESSOR MODE)




FIGURE 7-9: EXTERNAL BUS TIMING FOR TBLRD (EXTENDED MICROCONTROLLER MODE)






FIGURE 7-10: EXTERNAL MEMORY BUS TIMING FOR SLEEP (MICROPROCESSOR MODE)



Note 1: The address lines actually used depends on the address width selected. This example assumes 20-bit addressing.

2: Bus becomes inactive regardless of power-managed mode entered when SLEEP is executed.

FIGURE 7-11: TYPICAL OPCODE FETCH, 8-BIT MODE



7.7 Operation in Power-Managed Modes

In alternate power-managed Run modes, the external bus continues to operate normally. If a clock source with a lower speed is selected, bus operations will run at that speed. In these cases, excessive access times for the external memory may result if wait states have been enabled and added to external memory operations. If operations in a lower power Run mode are anticipated, users should provide in their applications for adjusting memory access times at the lower clock speeds.

In Sleep and Idle modes, the microcontroller core does not need to access data; bus operations are suspended. The state of the external bus is frozen, with the address/data pins and most of the control pins holding at the same state they were in when the mode was invoked. The only potential changes are the \overline{CE} , \overline{LB} and \overline{UB} pins, which are held at logic high.

TABLE 7-3: SUMMARY OF REGISTERS ASSOCIATED WITH POWER-MANAGED MODES

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
MEMCON ⁽¹⁾	EBDIS	_	WAIT1	WAIT0	_	_	WM1	WMO	60
CONFIG3L ⁽²⁾	WAIT	BW	ABW1	ABW0	_	_	PM1	PM0	299
CONFIG3H	MCLRE	_	_	_	_	LPT1OSC	ECCPMX	CCP2MX	300

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the External Memory Bus.

Note 1: This register is not implemented on 64-pin devices.

2: Unimplemented in PIC18F6627/6722 devices.

NOTES:

8.0 DATA EEPROM MEMORY

The data EEPROM is a nonvolatile memory array, separate from the data RAM and program memory, that is used for long-term storage of program data. It is not directly mapped in either the register file or program memory space, but is indirectly addressed through the Special Function Registers (SFRs). The EEPROM is readable and writable during normal operation over the entire VDD range.

Five SFRs are used to read and write to the data EEPROM, as well as the program memory. They are:

- FECON1
- EECON2
- EEDATA
- EEADR
- EEADRH

The data EEPROM allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and the EEADRH:EEADR register pair holds the address of the EEPROM location being accessed.

The EEPROM data memory is rated for high erase/write cycle endurance. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer; it will vary with voltage and temperature, as well as from chip-to-chip. Please refer to parameter D122 (Table 28-1 in Section 28.0 "Electrical Characteristics") for exact limits.

8.1 **EEADR and EEADRH Registers**

The EEADRH:EEADR register pair is used to address the data EEPROM for read and write operations. EEADRH holds the two MSbits of the address; the upper 6 bits are ignored. The 10-bit range of the pair can address a memory range of 1024 bytes (00h to 3FFh).

8.2 EECON1 and EECON2 Registers

Access to the data EEPROM is controlled by two registers: EECON1 and EECON2. These are the same registers which control access to the program memory and are used in a similar manner for the data EEPROM.

The EECON1 register (Register 8-1) is the control register for data and program memory access. Control bit EEPGD determines if the access will be to program or data EEPROM memory. When clear, operations will access the data EEPROM memory. When set, program memory is accessed.

Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations access configuration registers. When CFGS is clear, the EEPGD bit selects either program Flash or data EEPROM memory.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set in hardware when the WREN bit is set and cleared when the internal programming timer expires and the write operation is complete.

Note: During normal operation, the WRERR is read as '1'. This can indicate that a write operation was prematurely terminated by a Reset, or a write operation was attempted improperly.

The WR control bit initiates write operations. The bit cannot be cleared, only set, in software; it is cleared in hardware at the completion of the write operation.

Note: The EEIF interrupt flag bit (PIR2<4>) is set when the write is complete. It must be cleared in software.

Control bits, RD and WR, start read and erase/write operations, respectively. These bits are set by firmware and cleared by hardware at the completion of the operation.

The RD bit cannot be set when accessing program memory (EEPGD = 1). Program memory is read using Table Read instructions. See **Section 6.1 "Table Reads and Table Writes"** regarding Table Reads.

The EECON2 register is not a physical register. It is used exclusively in the memory write and erase sequences. Reading EECON2 will read all '0's.

REGISTER 8-1: EECON1: DATA EEPROM CONTROL REGISTER 1

R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0
EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD
bit 7							bit 0

Dit O

bit 7 **EEPGD:** Flash Program or Data EEPROM Memory Select bit

1 = Access Flash program memory

0 = Access data EEPROM memory

bit 6 CFGS: Flash Program/Data EEPROM or Configuration Select bit

1 = Access configuration registers

0 = Access Flash program or data EEPROM memory

bit 5 **Unimplemented:** Read as '0'

bit 4 FREE: Flash Row Erase Enable bit

1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)

0 = Perform write only

bit 3 WRERR: Flash Program/Data EEPROM Error Flag bit

1 = A write operation is prematurely terminated (any Reset during self-timed programming in normal operation, or an improper write attempt)

0 = The write operation completed

Note: When a WRERR occurs, the EEPGD and CFGS bits are not cleared. This allows tracing of the error condition.

bit 2 WREN: Flash Program/Data EEPROM Write Enable bit

1 = Allows write cycles to Flash program/data EEPROM

0 = Inhibits write cycles to Flash program/data EEPROM

bit 1 WR: Write Control bit

1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self-timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.)

0 = Write cycle to the EEPROM is complete

bit 0 RD: Read Control bit

1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1 or CFGS = 1.)

0 = Does not initiate an EEPROM read

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared $x = Bit$ is unknown	1

8.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADRH:EEADR register pair, clear the EEPGD control bit (EECON1<7>) and then set control bit, RD (EECON1<0>). The data is available on the very next instruction cycle; therefore, the EEDATA register can be read by the next instruction. EEDATA will hold this value until another read operation, or until it is written to by the user (during a write operation).

The basic process is shown in Example 8-1.

8.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADRH:EEADR register pair and the data written to the EEDATA register. The sequence in Example 8-2 must be followed to initiate the write cycle.

The write will not begin if this sequence is not exactly followed (write 55h to EECON2, write 0AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code execution (i.e., runaway programs). The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, EECON1, EEADRH:EEADR and EEDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

8.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

EXAMPLE 8-1: DATA EEPROM READ

```
MOVLW DATA EE ADDRH
MOVWE
      EEADRH
                          ; Upper bits of Data Memory Address to read
      DATA EE ADDR
MOVLW
MOVWF
      EEADR
                         ; Lower bits of Data Memory Address to read
BCF
       EECON1, EEPGD
                         ; Point to DATA memory
BCF
       EECON1, CFGS
                         ; Access EEPROM
       EECON1, RD
                         ; EEPROM Read
BSF
MOVF
       EEDATA, W
                         ; W = EEDATA
```

EXAMPLE 8-2: DATA EEPROM WRITE

```
MOVIW
                  DATA EE ADDRH
          MOVWF
                  EEADRH
                                     ; Upper bits of Data Memory Address to write
          MOVLW
                  DATA EE ADDR
                                    ; Lower bits of Data Memory Address to write
          MOVWF
                  EEADR
          MOVLW DATA_EE_DATA
          MOVWF EEDATA
                                    ; Data Memory Value to write
                  EECON1, EPGD
                                     ; Point to DATA memory
          BCF
                                     ; Access EEPROM
           BCF
                  EECON1, CFGS
          BSF
                  EECON1, WREN
                                     ; Enable writes
                  INTCON, GIE
          BCF
                                     : Disable Interrupts
          MOVLW
                  55h
                                     ;
                  EECON2
                                     ; Write 55h
Required
          MOVWF
Sequence
          MOVLW
                  OAAh
          MOVWE
                  EECON2
                                     ; Write OAAh
           BSF
                  EECON1, WR
                                    ; Set WR bit to begin write
                  INTCON, GIE
                                     ; Enable Interrupts
                                     ; User code execution
           RCF
                  EECON1, WREN
                                     ; Disable writes on write complete (EEIF set)
```

8.6 Operation During Code-Protect

Data EEPROM memory has its own code-protect bits in configuration words. External read and write operations are disabled if code protection is enabled.

The microcontroller itself can both read and write to the internal data EEPROM, regardless of the state of the code-protect configuration bit. Refer to Section 25.0 "Special Features of the CPU" for additional information.

8.7 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been implemented. On power-up, the WREN bit is cleared. In addition, writes to the EEPROM are blocked during the Power-up Timer period (TPWRT, parameter 33).

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch or software malfunction.

8.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in Flash program memory.

A simple data EEPROM refresh routine is shown in Example 8-3.

Note: If data EEPROM is only used to store constants and/or data that changes often, an array refresh is likely not required. See specification D124.

EXAMPLE 8-3: DATA EEPROM REFRESH ROUTINE

```
; Start at address 0
       CLRF
              EEADR
       CLRF
              EEADRH
       BCF
              EECON1, CFGS
                             ; Set for memory
             EECON1, EEPGD ; Set for Data EEPROM
       BCF
              INTCON, GIE
                              ; Disable interrupts
       BCF
       BSF
              EECON1, WREN
                               ; Enable writes
Loop
                               ; Loop to refresh array
       BSF
              EECON1, RD
                               ; Read current address
       MOVLW
             55h
       MOVWF
             EECON2
                               ; Write 55h
       MOVLW 0AAh
       MOVWF EECON2
                              ; Write OAAh
       BSF
              EECON1, WR
                              ; Set WR bit to begin write
       BTFSC EECON1, WR
                              ; Wait for write to complete
              $-2
       BRA
       INCFSZ EEADR, F
                               ; Increment address
       BRA
              LOOP
                               ; Not zero, do it again
       INCFSZ EEADRH, F
                               ; Increment the high address
       BRA
              LOOP
                               ; Not zero, do it again
       BCF
              EECON1, WREN
                               ; Disable writes
              INTCON, GIE
                                ; Enable interrupts
       BSF
```

TABLE 8-1: REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
EEADRH	_	_	_	_	_	_	EEPROM Ad Register High	59	
EEADR	EEPROM Address Register								
EEDATA	EEPROM I	Data Registe	r						59
EECON2	EEPROM (Control Regis	ster 2 (not a	physical re	egister)				59
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	59
IPR2	OSCFIP	CMIP ⁽¹⁾	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP ⁽¹⁾	60
PIR2	OSCFIF	CMIF ⁽¹⁾	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF ⁽¹⁾	60
PIE2	OSCFIE	CMIE ⁽¹⁾	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE ⁽¹⁾	60

Legend: — = unimplemented, read as '0'. Shaded cells are not used during Flash/EEPROM access.

Note 1: These bits are available in 80-pin devices and reserved in 64-pin devices.

NOTES:

9.0 8 x 8 HARDWARE MULTIPLIER

9.1 Introduction

All PIC18 devices include an 8 x 8 hardware multiplier as part of the ALU. The multiplier performs an unsigned operation and yields a 16-bit result that is stored in the product register pair, PRODH:PRODL. The multiplier's operation does not affect any flags in the Status register.

Making multiplication a hardware operation allows it to be completed in a single instruction cycle. This has the advantages of higher computational throughput and reduced code size for multiplication algorithms and allows the PIC18 devices to be used in many applications previously reserved for digital signal processors. A comparison of various hardware and software multiply operations, along with the savings in memory and execution time, is shown in Table 9-1.

9.2 Operation

Example 9-1 shows the instruction sequence for an 8×8 unsigned multiplication. Only one instruction is required when one of the arguments is already loaded in the WREG register.

Example 9-2 shows the sequence to do an 8×8 signed multiplication. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVF	ARG2, W	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG2

TABLE 9-1: PERFORMANCE COMPARISON FOR VARIOUS MULTIPLY OPERATIONS

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
0 v 0 unaigned	Without hardware multiply	13	69	6.9 μs	27.6 μs	69 μs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
9 v 9 signed	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 μs	
16 x 16 unsigned	Without hardware multiply	21	242	24.2 μs	96.8 μs	242 μs	
16 x 16 unsigned	Hardware multiply	28	28	2.8 μs	11.2 μs	28 μs	
16 v 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	35	40	4.0 μs	16.0 μs	40 μs	

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiplication. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in four registers (RES3:RES0).

EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L

= (ARG1H \bullet ARG2H \bullet 2<sup>16</sup>) +

(ARG1H \bullet ARG2L \bullet 2<sup>8</sup>) +

(ARG1L \bullet ARG2H \bullet 2<sup>8</sup>) +

(ARG1L \bullet ARG2L)
```

EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

```
MOVF
       ARG1L, W
MULWF
       ARG2L
                      ; ARG1L * ARG2L->
                      ; PRODH: PRODL
MOVFF
       PRODH, RES1
                      ;
MOVFF
       PRODL, RESO
MOVF
       ARG1H, W
MULWF
       ARG2H
                      ; ARG1H * ARG2H->
                      ; PRODH:PRODL
       PRODH, RES3
MOVFF
MOVFF
       PRODL, RES2
MOVF
       ARG1L, W
                      ; ARG1L * ARG2H->
MULWF
       ARG2H
                      ; PRODH:PRODL
MOVF
       PRODL, W
ADDWF
       RES1, F
                      ; Add cross
MOVF
       PRODH, W
                      ; products
ADDWFC RES2, F
CLRF
       WREG
ADDWFC RES3, F
MOVF
       ARG1H, W
                      ; ARG1H * ARG2L->
MULWF
       ARG2L
                      ; PRODH:PRODL
MOVF
       PRODL, W
                      ; Add cross
ADDWF
       RES1, F
       PRODH, W
MOVF
                      ; products
ADDWFC RES2, F
CLRF
       WREG
                      ;
ADDWFC RES3, F
                      ;
```

Example 9-4 shows the sequence to do a 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers (RES3:RES0). To account for the sign bits of the arguments, the MSb for each argument pair is tested and the appropriate subtractions are done.

EQUATION 9-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

```
RES3:RES0 = ARG1H:ARG1L \bullet ARG2H:ARG2L

= (ARG1H \bullet ARG2H \bullet 2^{16}) +

(ARG1H \bullet ARG2L \bullet 2^{8}) +

(ARG1L \bullet ARG2H \bullet 2^{8}) +

(ARG1L \bullet ARG2L) +

(-1 \bullet ARG2H<7> \bullet ARG1H:ARG1L \bullet 2^{16}) +

(-1 \bullet ARG1H<7> \bullet ARG2H:ARG2L \bullet 2^{16})
```

EXAMPLE 9-4: 16 x 16 SIGNED MULTIPLY ROUTINE

```
MOVF
           ARG1L, W
                        ; ARG1L * ARG2L ->
   MULWF
           ARG2L
                        ; PRODH:PRODL
   MOVFF
           PRODH, RES1
           PRODL, RESO
   MOVFF
   MOVF
           ARG1H, W
                        ; ARG1H * ARG2H ->
   MULWF
           ARG2H
                        ; PRODH: PRODL
   MOVFF
           PRODH, RES3
   MOVFF
           PRODL, RES2
   MOVF
           ARG1L, W
                        ; ARG1L * ARG2H ->
   MULWF
           ARG2H
                        ; PRODH: PRODL
   MOVF
           PRODL, W
                       ; Add cross
           RES1, F
   ADDWF
           PRODH, W
                        ; products
   MOVF
   ADDWFC RES2, F
   CLRF
           WREG
   ADDWFC RES3, F
   MOVF
           ARG1H, W
                       ; ARG1H * ARG2L ->
   MULWF
           ARG2L
                        ; PRODH: PRODL
           PRODL, W
   MOVF
                        ; Add cross
   ADDWF
           RES1, F
                        ; products
   MOVF
           PRODH, W
   ADDWFC RES2, F
   CLRF
           WREG
   ADDWFC RES3, F
   BTFSS
           ARG2H, 7
                        ; ARG2H:ARG2L neg?
   BRA
           SIGN ARG1
                       ; no, check ARG1
   MOVF
           ARG1L, W
                        ;
   SUBWE
          RES2
   MOVF
           ARG1H. W
   SUBWFB RES3
SIGN_ARG1
   BTFSS
          ARG1H, 7
                        ; ARG1H:ARG1L neg?
           CONT_CODE
   BRA
                        ; no, done
   MOVF
           ARG2L, W
   SUBWF
           RES2
   MOVF
           ARG2H, W
   SUBWFB RES3
CONT_CODE
```

10.0 INTERRUPTS

The PIC18F6627/6722/8627/8722 devices have multiple interrupt sources and an interrupt priority feature that allows most interrupt sources to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 0008h and the low priority interrupt vector is at 0018h. High priority interrupt events will interrupt any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2, PIR3
- PIE1, PIE2, PIE3
- IPR1, IPR2, IPR3

It is recommended that the Microchip header files supplied with MPLAB® IDE be used for the symbolic bit names in these registers. This allows the assembler/compiler to automatically take care of the placement of these bits within the specified register.

In general, interrupt sources have three bits to control their operation. They are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set (high priority). Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared (low priority). When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 0008h or 0018h, depending on the priority bit setting. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro® mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 0008h in Compatibility mode.


When an interrupt is responded to, the global interrupt enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt. Low priority interrupts are not processed while high priority interrupts are in progress.

The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (0008h or 0018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.



10.1 INTCON Registers

The INTCON registers are readable and writable registers which contain various enable, priority and flag bits.

Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

REGISTER 10-1: INTCON: INTERRUPT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
bit 7							bit 0

Note:

bit 7 GIE/GIEH: Global Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked interrupts
- 0 = Disables all interrupts

When IPEN = 1:

- 1 = Enables all high priority interrupts
- 0 = Disables all interrupts
- bit 6 PEIE/GIEL: Peripheral Interrupt Enable bit

When IPEN = 0:

- 1 = Enables all unmasked peripheral interrupts
- 0 = Disables all peripheral interrupts

When IPEN = 1:

- 1 = Enables all low priority peripheral interrupts
- 0 = Disables all low priority peripheral interrupts
- bit 5 TMR0IE: TMR0 Overflow Interrupt Enable bit
 - 1 = Enables the TMR0 overflow interrupt
 - 0 = Disables the TMR0 overflow interrupt
- bit 4 INT0IE: INT0 External Interrupt Enable bit
 - 1 = Enables the INT0 external interrupt
 - 0 = Disables the INT0 external interrupt
- bit 3 RBIE: RB Port Change Interrupt Enable bit
 - 1 = Enables the RB port change interrupt
 - 0 = Disables the RB port change interrupt
- bit 2 TMR0IF: TMR0 Overflow Interrupt Flag bit
 - 1 = TMR0 register has overflowed (must be cleared in software)
 - 0 = TMR0 register did not overflow
- bit 1 INT0IF: INT0 External Interrupt Flag bit
 - 1 = The INT0 external interrupt occurred (must be cleared in software)
 - 0 = The INT0 external interrupt did not occur
- bit 0 RBIF: RB Port Change Interrupt Flag bit
 - 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 - 0 = None of the RB7:RB4 pins have changed state

Note: A mismatch condition will continue to set this bit. Reading PORTB will end the mismatch condition and allow the bit to be cleared.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 10-2: INTCON2: INTERRUPT CONTROL REGISTER 2

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP
,	bit 7	•						bit 0

bit 7 RBPU: PORTB Pull-up Enable bit

1 = All PORTB pull-ups are disabled

0 = PORTB pull-ups are enabled by individual port latch values

bit 6 INTEDG0: External Interrupt 0 Edge Select bit

1 = Interrupt on rising edge

0 = Interrupt on falling edge

bit 5 INTEDG1: External Interrupt 1 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 4 INTEDG2: External Interrupt 2 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 3 INTEDG3: External Interrupt 3 Edge Select bit

1 = Interrupt on rising edge0 = Interrupt on falling edge

bit 2 TMR0IP: TMR0 Overflow Interrupt Priority bit

1 = High priority

0 = Low priority

bit 1 INT3IP: INT3 External Interrupt Priority bit

1 = High priority

0 = Low priority

bit 0 RBIP: RB Port Change Interrupt Priority bit

1 = High priority

0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This

feature allows for software polling.

REGISTER 10-3: **INTCON3: INTERRUPT CONTROL REGISTER 3**

R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF
bit 7							bit 0

bit 0

bit 7 INT2IP: INT2 External Interrupt Priority bit

1 = High priority

0 = Low priority

bit 6 INT1IP: INT1 External Interrupt Priority bit

1 = High priority

0 = Low priority

INT3IE: INT3 External Interrupt Enable bit bit 5

1 = Enables the INT3 external interrupt

0 = Disables the INT3 external interrupt

bit 4 INT2IE: INT2 External Interrupt Enable bit

> 1 = Enables the INT2 external interrupt 0 = Disables the INT2 external interrupt

bit 3 **INT1IE:** INT1 External Interrupt Enable bit

1 = Enables the INT1 external interrupt

0 = Disables the INT1 external interrupt

bit 2 INT3IF: INT3 External Interrupt Flag bit

1 = The INT3 external interrupt occurred (must be cleared in software)

0 = The INT3 external interrupt did not occur

INT2IF: INT2 External Interrupt Flag bit bit 1

1 = The INT2 external interrupt occurred (must be cleared in software)

0 = The INT2 external interrupt did not occur

bit 0 INT1IF: INT1 External Interrupt Flag bit

1 = The INT1 external interrupt occurred (must be cleared in software)

0 = The INT1 external interrupt did not occur

Legend:

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global interrupt enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

10.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Request (Flag) registers (PIR1, PIR2, PIR3).

- Note 1: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the Global Interrupt Enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt and after servicing that interrupt.

REGISTER 10-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF
bit 7							bit 0

- bit 7 PSPIF: Parallel Slave Port Read/Write Interrupt Flag bit
 - 1 = A read or a write operation has taken place (must be cleared in software)
 - 0 = No read or write has occurred
- bit 6 ADIF: A/D Converter Interrupt Flag bit
 - 1 = An A/D conversion completed (must be cleared in software)
 - 0 = The A/D conversion is not complete
- bit 5 RC1IF: EUSART Receive Interrupt Flag bit
 - 1 = The EUSART receive buffer, RCREGx, is full (cleared when RCREGx is read)
 - 0 = The EUSART receive buffer is empty
- bit 4 TX1IF: EUSART Transmit Interrupt Flag bit
 - 1 = The EUSART transmit buffer, TXREGx, is empty (cleared when TXREGx is written)
 - 0 = The EUSART transmit buffer is full
- bit 3 SSP1IF: Master Synchronous Serial Port Interrupt Flag bit
 - 1 = The transmission/reception is complete (must be cleared in software)
 - 0 = Waiting to transmit/receive
- bit 2 CCP1IF: CCP1 Interrupt Flag bit

Capture mode:

- 1 = A TMR1/TMR3 register capture occurred (must be cleared in software)
- 0 = No TMR1/TMR3 register capture occurred

Compare mode:

- 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software)
- 0 = No TMR1/TMR3 register compare match occurred

PWM mode:

Unused in this mode.

- bit 1 TMR2IF: TMR2 to PR2 Match Interrupt Flag bit
 - 1 = TMR2 to PR2 match occurred (must be cleared in software)
 - 0 = No TMR2 to PR2 match occurred
- bit 0 TMR1IF: TMR1 Overflow Interrupt Flag bit
 - 1 = TMR1 register overflowed (must be cleared in software)
 - 0 = TMR1 register did not overflow

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 10-5: PIR2: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF
bit 7							bit 0

bit 0

- bit 7 **OSCFIF:** Oscillator Fail Interrupt Flag bit
 - 1 = Device oscillator failed, clock input has changed to INTOSC (must be cleared in software)
 - 0 = Device clock operating
- CMIF: Comparator Interrupt Flag bit bit 6
 - 1 = Comparator input has changed (must be cleared in software)
 - 0 = Comparator input has not changed
- Unimplemented: Read as '0' bit 5
- bit 4 EEIF: EEPROM or FLASH Write Operation Interrupt Flag bit
 - 1 = The write operation is complete (must be cleared in software)
 - 0 = The write operation is not complete or has not been started
- bit 3 **BCL1IF:** Bus Collision Interrupt Flag bit
 - 1 = A bus collision occurred (must be cleared in software)
 - 0 = No bus collision occurred
- bit 2 HLVDIF: High/Low-Voltage Detect Interrupt Flag bit
 - 1 = A low-voltage condition occurred (must be cleared in software)
 - 0 = The device voltage is above the Low-Voltage Detect trip point
- bit 1 TMR3IF: TMR3 Overflow Interrupt Flag bit
 - 1 = TMR3 register overflowed (must be cleared in software)
 - 0 = TMR3 register did not overflow
- CCP2IF: CCP2 Interrupt Flag bit bit 0

- 1 = A TMR1/TMR3 register capture occurred (must be cleared in software)
- 0 = No TMR1/TMR3 register capture occurred

Compare mode:

- 1 = A TMR1/TMR3 register compare match occurred (must be cleared in software)
- 0 = No TMR1/TMR3 register compare match occurred

PWM mode:

Unused in this mode.

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '1' = Bit is set -n = Value at POR '0' = Bit is cleared x = Bit is unknown

REGISTER 10-6: PIR3: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 3

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF
bit 7							bit 0

bit 0

- bit 7 SSP2IF: Synchronous Serial Port2 Interrupt Flag bit
 - 1 = The transmission/reception is complete (must be cleared in software)
 - 0 = Waiting to transmit/receive
- BCL2IF: Bus Collision Interrupt Flag bit bit 6
 - 1 = A bus collision has occurred while the MSSP2 module configured in I^2C^{TM} master was transmitting (must be cleared in software)
 - 0 = No bus collision occurred
- bit 5 RC2IF: EUSART Receive Interrupt Flag bit
 - 1 = The EUSART receive buffer, RCREGx, is full (cleared when RCREGx is read)
 - 0 = The EUSART receive buffer is empty
- bit 4 TX2IF: EUSART Transmit Interrupt Flag bit
 - 1 = The EUSART transmit buffer, TXREGx, is empty (cleared when TXREGx is written)
 - 0 = The EUSART transmit buffer is full
- TMR4IF: TMR4 to PR4 Match Interrupt Flag bit bit 3
 - 1 = TMR4 to PR4 match occured (must be cleared in software)
 - 0 = No TMR4 to PR4 match occured
- CCP<5:3>IF: CCP<5:3> Interrupt Flag bits bit 2-0

Capture Mode:

- 1 = A TMR register capture occurred (must be cleared in software)
- 0 = No TMR register capture occurred

Compare Mode:

- 1 = A TMR register compare match occurred (must be cleared in software)
- 0 = No TMR register compare match occurred

PWM Mode:

Not used in PWM mode

W = Writable bit R = Readable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

10.3 **PIE Registers**

bit 7

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Enable registers (PIE1, PIE2, PIE3). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 10-7: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE
hit 7							bit 0

Dit i	· O. III · didilor clave · or · read, · · · ite interrupt Endole on
	1 = Enables the PSP read/write interrupt
	0 = Disables the PSP read/write interrupt
bit 6	ADIE: A/D Converter Interrupt Enable bit

PSPIE: Parallel Slave Port Read/Write Interrupt Enable bit

1 = Enables the A/D interrupt 0 = Disables the A/D interrupt

bit 5 RC1IE: EUSART Receive Interrupt Enable bit

> 1 = Enables the EUSART receive interrupt 0 = Disables the EUSART receive interrupt

bit 4

TX1IE: EUSART Transmit Interrupt Enable bit

1 = Enables the EUSART transmit interrupt 0 = Disables the EUSART transmit interrupt

bit 3 SSP1IE: Master Synchronous Serial Port Interrupt Enable bit

> 1 = Enables the MSSP interrupt 0 = Disables the MSSP interrupt

bit 2 **CCP1IE:** CCP1 Interrupt Enable bit

1 = Enables the CCP1 interrupt

0 = Disables the CCP1 interrupt

bit 1 TMR2IE: TMR2 to PR2 Match Interrupt Enable bit

1 = Enables the TMR2 to PR2 match interrupt

0 = Disables the TMR2 to PR2 match interrupt

bit 0 TMR1IE: TMR1 Overflow Interrupt Enable bit

1 = Enables the TMR1 overflow interrupt

0 = Disables the TMR1 overflow interrupt

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 10-8: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE
bit 7							bit 0

bit 0

bit 7 **OSCFIE:** Oscillator Fail Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 6 **CMIE:** Comparator Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 5 Unimplemented: Read as '0'

bit 4 **EEIE:** Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 3 BCL1IE: Bus Collision Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 2 HLVDIE: High/Low-Voltage Detect Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 1 TMR3IE: TMR3 Overflow Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 0 CCP2IE: CCP2 Interrupt Enable bit

1 = Enabled

0 = Disabled

Legend:

R = Readable bit U = Unimplemented bit, read as '0' W = Writable bit

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

PIE3: PERIPHERAL INTERRUPT ENABLE REGISTER 3 **REGISTER 10-9:**

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE
bit 7							bit 0

bit 0

bit 7 SSP2IE: Synchronous Serial Port2 Interrupt Enable bit

1 = Enables the SSP2 interrupt

0 = Disables the SSP2 interrupt

bit 6 **BCL2IE:** Bus Collision Interrupt Enable bit (MSSP2)

1 = Enabled

0 = Disabled

bit 5 RC2IE: EUSART Receive Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 4 TX2IE: EUSART Transmit Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 3 TMR4IE: TMR4 to PR4 Match Interrupt Enable bit

1 = Enabled

0 = Disabled

bit 2-0 CCP<5:3>IE: CCP<5:3> Interrupt Enable bit

1 = Enabled

0 = Disabled

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

10.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are three Peripheral Interrupt Priority registers (IPR1, IPR2, IPR3). Using the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 10-10: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP
hit 7							hit 0

bit 7 **PSPIP:** Parallel Slave Port Read/Write Interrupt Priority bit

1 = High priority

0 = Low priority

bit 6 ADIP: A/D Converter Interrupt Priority bit

1 = High priority0 = Low priority

bit 5 RC1IP: EUSART Receive Interrupt Priority bit

1 = High priority0 = Low priority

bit 4 **TX1IP:** EUSART Transmit Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 SSP1IP: Master Synchronous Serial Port Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 CCP1IP: CCP1 Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 TMR2IP: TMR2 to PR2 Match Interrupt Priority bit

1 = High priority0 = Low priority

bit 0 TMR1IP: TMR1 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 10-11: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP

bit 7 bit 0

bit 7 OSCFIP: Oscillator Fail Interrupt Priority bit

1 = High priority0 = Low priority

bit 6 CMIP: Comparator Interrupt Priority bit

1 = High priority0 = Low priority

bit 5 Unimplemented: Read as '0'

bit 4 **EEIP:** Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 BCL1IP: Bus Collision Interrupt Priority bit

1 = High priority0 = Low priority

bit 2 **HLVDIP:** High/Low-Voltage Detect Interrupt Priority bit

1 = High priority0 = Low priority

bit 1 TMR3IP: TMR3 Overflow Interrupt Priority bit

1 = High priority0 = Low priority

bit 0 CCP2IP: CCP2 Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 10-12: IPR3: PERIPHERAL INTERRUPT PRIORITY REGISTER 3

R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP

bit 7 bit 0

bit 7 SSP2IP: Synchronous Serial Port2 Interrupt Priority bit

1 = High priority0 = Low priority

bit 6 BCL2IP: Bus Collision Interrupt Priority bit (MSSP2)

1 = High priority0 = Low priority

bit 5 RC2IP: EUSART2 Receive Interrupt Priority bit

1 = High priority0 = Low priority

bit 4 TX2IP: EUSART2 Transmit Interrupt Priority bit

1 = High priority0 = Low priority

bit 3 TMR4IP: TMR4 to PR4 Match Interrupt Priority bit

1 = High priority0 = Low priority

bit 2-0 CCP<5:3>IP: CCP<5:3> Interrupt Priority bit

1 = High priority0 = Low priority

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

10.5 RCON Register

The RCON register contains bits used to determine the cause of the last Reset or wake-up from Idle or Sleep modes. RCON also contains the bit that enables interrupt priorities (IPEN).

REGISTER 10-13: RCON: RESET CONTROL REGISTER

R/W-0	R/W-1	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	SBOREN	_	RI	TO	PD	POR	BOR
hit 7							hit ∩

1 = Enable priority levels on interrupts

0 = Disable priority levels on interrupts (PIC16CXXX Compatibility mode)

bit 6 SBOREN: Software BOR Enable bit

For details of bit operation and Reset state, see Register 4-1.

bit 5 Unimplemented: Read as '0'

bit 4 RI: RESET Instruction Flag bit

For details of bit operation, see Register 4-1.

bit 3 TO: Watchdog Timer Time-out Flag bit

For details of bit operation, see Register 4-1.

bit 2 PD: Power-Down Detection Flag bit

For details of bit operation, see Register 4-1.

bit 1 POR: Power-on Reset Status bit

For details of bit operation, see Register 4-1.

bit 0 BOR: Brown-out Reset Status bit

For details of bit operation, see Register 4-1.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

10.6 INTn Pin Interrupts

External interrupts on the RB0/INT0, RB1/INT1, RB2/INT2 and RB3/INT3 pins are edge-triggered. If the corresponding INTEDGx bit in the INTCON2 register is set (= 1), the interrupt is triggered by a rising edge; if the bit is clear, the trigger is on the falling edge. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit, INTxF, is set. This interrupt can be disabled by clearing the corresponding enable bit, INTxE. Flag bit, INTxF, must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt.

All external interrupts (INT0, INT1, INT2 and INT3) can wake-up the processor from the power-managed modes if bit INTxE was set prior to going into power-managed modes. If the Global Interrupt Enable bit, GIE, is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1, INT2 and INT3 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>), INT2IP (INTCON3<7>) and INT3IP (INTCON2<1>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

10.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow in the TMR0 register (FFh \rightarrow 00h) will set flag bit, TMR0IF. In 16-bit mode, an overflow in the TMR0H:TMR0L register pair (FFFFh \rightarrow 0000h) will set TMR0IF. The interrupt can be enabled/disabled by setting/clearing enable bit, TMR0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit, TMR0IP (INTCON2<2>). See Section 12.0 "Timer0 Module" for further details on the Timer0 module.

10.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit, RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

10.9 Context Saving During Interrupts

During interrupts, the return PC address is saved on the stack. Additionally, the WREG, Status and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (see **Section 5.3** "**Data Memory Organization**"), the user may need to save the WREG, Status and BSR registers on entry to the Interrupt Service Routine. Depending on the user's application, other registers may also need to be saved. Example 10-1 saves and restores the WREG, Status and BSR registers during an Interrupt Service Routine.

EXAMPLE 10-1: SAVING STATUS, WREG AND BSR REGISTERS IN RAM

```
MOVWE
         W TEMP
                                       ; W_TEMP is in virtual bank
                                       ; STATUS TEMP located anywhere
MOVFF
         STATUS, STATUS TEMP
MOVFF
         BSR, BSR TEMP
                                       ; BSR TMEP located anywhere
; USER ISR CODE
MOVFF
         BSR TEMP, BSR
                                       ; Restore BSR
MOVF
         W TEMP, W
                                       ; Restore WREG
MOVFF
         STATUS TEMP, STATUS
                                       ; Restore STATUS
```

11.0 I/O PORTS

Depending on the device selected and features enabled, there are up to nine ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.


Each port has three registers for its operation. These registers are:

- · TRIS register (data direction register)
- Port register (reads the levels on the pins of the device)
- LAT register (output latch)

The Data Latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in Figure 11-1.

FIGURE 11-1: GENERIC I/O PORT OPERATION



11.1 PORTA, TRISA and LATA Registers

PORTA is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it, will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register read and write the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. Pins RA6 and RA7 are multiplexed with the main oscillator pins; they are enabled as oscillator or I/O pins by the selection of the main oscillator in the configuration register (see **Section 25.1 "Configuration Bits"** for details). When they are not used as port pins, RA6 and RA7 and their associated TRIS and LAT bits are read as 'o'.

The other PORTA pins are multiplexed with the analog VREF+ and VREF- inputs. The operation of pins RA5:RA0 as A/D converter inputs is selected by clearing or setting the PCFG3:PCFG0 control bits in the ADCON1 register.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

The RA4/T0CKI pin is a Schmitt Trigger input and an open-drain output. All other PORTA pins have TTL input levels and full CMOS output drivers.

The TRISA register controls the direction of the PORTA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 11-1: INITIALIZING PORTA

CLRF PORTA	; Initialize PORTA by
	; clearing output
	; data latches
CLRF LATA	; Alternate method
	; to clear output
	; data latches
MOVLW 0Fh	; Configure A/D
MOVWF ADCON	; for digital inputs
MOVWF 07h	; Configure comparators
MOVWF CMCON	; for digital input
MOVLW 0CFh	; Value used to
	; initialize data
	; direction
MOVWF TRISA	; Set RA<3:0> as inputs
	; RA<5:4> as outputs
1	

TABLE 11-1: PORTA FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RA0/AN0	RA0	0	0	DIG	LATA<0> data output; not affected by analog input.		
		1	I	TTL	PORTA<0> data input; disabled when analog input enabled.		
	AN0	1	I	ANA	A/D input channel 0. Default input configuration on POR; does not affect digital output.		
RA1/AN1	RA1	0	0	DIG	LATA<1> data output; not affected by analog input.		
		1	_	TTL	PORTA<1> data input; disabled when analog input enabled.		
	AN1	1	I	ANA	A/D input channel 1. Default input configuration on POR; does not affect digital output.		
RA2/AN2/VREF-	RA2	0	0	DIG	LATA<2> data output; not affected by analog input.		
		1	ı	TTL	PORTA<2> data input. Disabled when analog functions enabled.		
	AN2	1	I	ANA	A/D input channel 2. Default input configuration on POR.		
	VREF-	1	-	ANA	Comparator voltage reference low input and A/D voltage reference low input.		
RA3/AN3/VREF+	RA3	0	0	DIG	LATA<3> data output; not affected by analog input.		
		1	_	TTL	PORTA<3> data input; disabled when analog input enabled.		
	AN3	1	-	ANA	A/D input channel 3. Default input configuration on POR.		
	VREF+	1	_	ANA	Comparator voltage reference high input and A/D voltage reference high input.		
RA4/T0CKI	RA4	0	0	DIG	LATA<4> data output		
		1	_	ST	PORTA<4> data input; default configuration on POR.		
	T0CKI	х	_	ST	Timer0 clock input.		
RA5/AN4/HLVDIN	RA5	0	0	DIG	LATA<5> data output; not affected by analog input.		
		1	_	TTL	PORTA<5> data input; disabled when analog input enabled.		
	AN4	1	_	ANA	A/D input channel 4. Default configuration on POR.		
	HLVDIN	1	-	ANA	High/Low-Voltage Detect external trip point input.		
OSC2/CLKO/RA6	OSC2	х	0	ANA	Main oscillator feedback output connection (XT, HS, HSPLL and LP modes).		
	CLKO	х	0	DIG	System cycle clock output (Fosc/4) in all oscillator modes except RC, INTIO7 and EC.		
	RA6	0	0	DIG	LATA<6> data output. Enabled in RCIO, INTIO2 and ECIO modes only.		
		1	I	TTL	PORTA<6> data input. Enabled in RCIO, INTIO2 and ECIO modes only.		
OSC1/CLKI/RA7	OSC1	х		ANA	Main oscillator input connection.		
	CLKI	х		ANA	Main clock input connection.		
	RA7	0	0	DIG	LATA<7> data output. Disabled in external oscillator modes.		
		1	I	TTL	PORTA<7> data input. Disabled in external oscillator modes.		

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST= Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 11-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTA	RA7 ⁽¹⁾	RA6 ⁽¹⁾	RA5	RA4	RA3	RA2	RA1	RA0	61
LATA	LATA7 ⁽¹⁾			ATA Data Output Register					
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Da	PORTA Data Direction Register					
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	59

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTA.

Note 1: RA7:RA6 and their associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

11.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register read and write the latched output value for PORTB.

EXAMPLE 11-2: INITIALIZING PORTB

PORTB	; Initialize PORTB by
	; clearing output
	; data latches
LATB	; Alternate method
	; to clear output
	; data latches
0CFh	; Value used to
	; initialize data
	; direction
TRISB	; Set RB<3:0> as inputs
	; RB<5:4> as outputs
	; RB<7:6> as inputs
	LATB 0CFh

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Four of the PORTB pins (RB7:RB4) have an interrupt-on-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt-on-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are ORed together to generate the RB Port Change Interrupt with Flag bit, RBIF (INTCON<0>).

This interrupt can wake the device from power-managed modes. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVSF, MOVSS, MOVFF (ANY), PORTB instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared.

The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

For 80-pin devices, RB3 can be configured as the alternate peripheral pin for the CCP2 module by clearing the CCP2MX configuration bit. This applies only when the device is in one of the operating modes other than the default Microcontroller mode. If the device is in Microcontroller mode, the alternate assignment for CCP2 is RE7. As with other CCP2 configurations, the user must ensure that the TRISB<3> bit is set appropriately for the intended operation.

TABLE 11-3: PORTB FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description					
RB0/INT0/FLT0	RB0	0	0	DIG	LATB<0> data output.					
		1	ı	TTL	PORTB<0> data input; weak pull-up when RBPU bit is cleared.					
	INT0	1	I	ST	External Interrupt 0 input.					
	FLT0	1	I	ST	ECCPx PWM fault input, enabled in software.					
RB1/INT1	RB1	0	0	DIG	LATB<1> data output.					
		1	I	TTL	PORTB<1> data input; weak pull-up when RBPU bit is cleared.					
	INT1	1	ı	ST	External Interrupt 1 input.					
RB2/INT2	RB2	0	0	DIG	LATB<2> data output.					
		1	I	TTL	PORTB<2> data input; weak pull-up when RBPU bit is cleared.					
	INT2	1	I	ST	External Interrupt 2 input.					
RB3/INT3/	RB3	0	0	DIG	LATB<3> data output.					
CCP2/P2A		1	I	TTL	PORTB<3> data input; weak pull-up when RBPU bit is cleared and capture input is disabled.					
	INT3	1	I	ST	External Interrupt 3 input.					
	CCP2 ⁽¹⁾	0	0	DIG	ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.					
		1	I	ST	ECCP2 capture input.					
	P2A	0	0	DIG	ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.					
RB4/KBI0	RB4	0	0	DIG	LATB<4> data output.					
		1	ı	TTL	PORTB<4> data input; weak pull-up when RBPU bit is cleared.					
	KBI0	1	I	TTL	Interrupt-on-pin change.					
RB5/KBI1/PGM	RB5	0	0	DIG	LATB<5> data output					
		1	I	TTL	PORTB<5> data input; weak pull-up when RBPU bit is cleared.					
	KBI1	1	ı	TTL	Interrupt-on-pin change.					
	PGM	х	I	ST	Single-Supply Programming mode entry (ICSP). Enabled by LVP configuration bit; all other pin functions disabled.					
RB6/KBI2/PGC	RB6	0	0	DIG	LATB<6> data output					
		1	ı	TTL	PORTB<6> data input; weak pull-up when RBPU bit is cleared.					
	KBI2	1	I	TTL	Interrupt-on-pin change.					
	PGC	х	I	ST	Serial execution (ICSP™) clock input for ICSP and ICD operation (2).					
RB7/KBI3/PGD	RB7	0	0	DIG	LATB<7> data output.					
		1	I	TTL	PORTB<7> data input; weak pull-up when RBPU bit is cleared.					
	KBI3	1	ı	TTL	Interrupt-on-pin change.					
	PGD	х	0	DIG	Serial execution data output for ICSP and ICD operation ⁽²⁾ .					
		х	I	ST	Serial execution data input for ICSP and ICD operation ⁽²⁾ .					

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

2: All other pin functions are disabled when ICSP or ICD operations are enabled.

Note 1: Alternate assignment for CCP2 when the CCP2MX configuration bit is cleared (Microprocessor, Extended Microcontroller and Microcontroller with Boot Block modes, 80-pin devices only). Default assignment is RC1.

TABLE 11-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	60
LATB	LATB Data	Output Regis	ter						60
TRISB	PORTB Dat	a Direction F	Register						60
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	INTEDG3	TMR0IP	INT3IP	RBIP	57
INTCON3	INT2IP	INT1IP	INT3IE	INT2IE	INT1IE	INT3IF	INT2IF	INT1IF	57

Legend: Shaded cells are not used by PORTB.

© 2004 Microchip Technology Inc.

11.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register read and write the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table). The pins have Schmitt Trigger input buffers. RC1 is normally configured by configuration bit CCP2MX as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = 1).

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.

The contents of the TRISC register are affected by peripheral overrides. Reading TRISC always returns the current contents, even though a peripheral device may be overriding one or more of the pins.

EXAMPLE 11-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by
		; clearing output
		; data latches
CLRF	LATC	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs

TABLE 11-5: PORTC FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description					
RC0/T1OSO/T13CKI	RC0	0	0	DIG	LATC<0> data output.					
		1	I	ST	PORTC<0> data input.					
	T10S0	х	0	ANA	Timer1 oscillator output; enabled when Timer1 oscillator enabled. Disables digital I/O.					
	T13CKI	1		ST	Timer1/Timer3 counter input.					
RC1/T1OSI/	RC1	0	0	DIG	LATC<1> data output.					
CCP2/P2A		1	I	ST	PORTC<1> data input.					
	T1OSI	х	I	ANA	Timer1 oscillator input; enabled when Timer1 oscillator enabled. Disables digital I/O.					
	CCP2 ⁽¹⁾	0	0	DIG	ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.					
		1	I	ST	ECCP2 capture input					
	P2A	0	0	DIG	ECCP2 Enhanced PWM output, channel A. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.					
RC2/CCP1/P1A	RC2	0	0	DIG	LATC<2> data output.					
		1	ı	ST	PORTC<2> data input.					
	CCP1	0	0	DIG	ECCP1 compare output and ECCP1 PWM output. Takes priority over port data.					
		1		ST	ECCP1 capture input.					
	P1A	tri-stat		DIG	ECCP1 Enhanced PWM output, channel A. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.					
RC3/SCK1/SCL1	RC3	0	0	DIG	LATC<3> data output.					
		1	I	ST	PORTC<3> data input.					
	SCK1	0	0	DIG	SPI™ clock output (MSSP module). Takes priority over port data.					
		1	I	ST	SPI clock input (MSSP module).					
	SCL1	0	0	DIG	I ² C™ clock output (MSSP module). Takes priority over port data.					
		1		I ² C/SMB	I ² C clock input (MSSP module); input type depends on module setting.					
RC4/SDI1/SDA1	RC4	0	0	DIG	LATC<4> data output.					
		1	I	ST	PORTC<4> data input.					
	SDI1	1		ST	SPI data input (MSSP module).					
	SDA1	1	0	DIG	I ² C data output (MSSP module). Takes priority over port data.					
		1	I	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.					
RC5/SDO1	RC5	0	0	DIG	LATC<5> data output.					
		1	I	ST	PORTC<5> data input.					
	SDO1	0	0	DIG	SPI data output (MSSP module). Takes priority over port data.					

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; I²C/SMB = I²C/SMBus input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when CCP2MX configuration bit is set.

TABLE 11-5: PORTC FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RC6/TX1/CK1	RC6	0	0	DIG LATC<6> data output.	
		1	I	ST	PORTC<6> data input.
	TX1	0	0	DIG	Asynchronous serial transmit data output (EUSART module). Takes priority over port data.
	CK1	0	O DIG Synchronous serial clock output (EUSA port data.		Synchronous serial clock output (EUSART module). Takes priority over port data.
		1	I	ST	Synchronous serial clock input (EUSART module).
RC7/RX1/DT1	RC7	0	0	DIG	LATC<7> data output.
		1	I	ST	PORTC<7> data input.
	RX1	1		ST	Asynchronous serial receive data input (EUSART module)
	DT1	1	0	DIG	Synchronous serial data output (EUSART module). Takes priority over port data. User must configure as input.
		1	ı	ST	Synchronous serial data input (EUSART module). User must configure as an input.

Legend: DIG = Digital level output; TTL = TTL input buffer; ST = Schmitt Trigger input buffer; ANA = Analog level input/output; $I^2C/SMB = I^2C/SMB$ us input buffer; x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Default assignment for CCP2 when CCP2MX configuration bit is set.

TABLE 11-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	60	
LATC	LATC Data	ATC Data Output Register								
TRISC	PORTC Da	ata Directio	n Register						60	

Legend: Shaded cells are not used by PORTC.

11.4 PORTD, TRISD and LATD Registers

PORTD is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register read and write the latched output value for PORTD.

All pins on PORTD are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a Power-on Reset, these pins are configured as digital inputs.

In 80-pin devices, PORTD is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled, PORTD is the low-order byte of the multiplexed address/data bus (AD7:AD0). The TRISD bits are also overridden.

PORTD can also be configured to function as an 8-bit wide parallel microprocessor port by setting the PSPMODE control bit (PSPCON<4>). In this mode, parallel port data takes priority over other digital I/O (but not the external memory interface). When the parallel port is active, the input buffers are TTL. For more information, refer to **Section 11.10** "Parallel Slave **Port**".

EXAMPLE 11-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by ; clearing output : data latches
CLRF	LATD	; Alternate method ; to clear output
MOVLW	0CFh	<pre>; data latches ; Value used to ; initialize data</pre>
MOVWF	TRISD	; direction ; Set RD<3:0> as inputs ; RD<5:4> as outputs ; RD<7:6> as inputs

TABLE 11-7: PORTD FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RD0/AD0/PSP0	RD0	0	0	DIG	LATD<0> data output.
	•	1	ı	ST	PORTD<0> data input.
	AD0 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 0 output. Takes priority over PSP and port data.
		х	I	TTL	External memory interface, data bit 0 input.
	PSP0	х	0	DIG	PSP read data output (LATD<0>). Takes priority over port data.
		х	I	TTL	PSP write data input.
RD1/AD1/PSP1	RD1	0	0	DIG	LATD<1> data output.
	•	1	I	ST	PORTD<1> data input.
	AD1 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 1 output. Takes priority over PSP and port data.
	•	х	I	TTL	External memory interface, data bit 1 input.
	PSP1	х	0	DIG	PSP read data output (LATD<1>). Takes priority over port data.
	•	х	I	TTL	PSP write data input.
RD2/AD2/PSP2	RD2	0	0	DIG	LATD<2> data output.
	•	1	I	ST	PORTD<2> data input.
	AD2 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 2 output. Takes priority over PSP and port data.
		х	I	TTL	External memory interface, data bit 2 input.
	PSP2	х	0	DIG	PSP read data output (LATD<2>). Takes priority over port data.
		х	I	TTL	PSP write data input.
RD3/AD3/PSP3	RD3	0	0	DIG	LATD<3> data output.
		1	I	ST	PORTD<3> data input.
	AD3 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 3 output. Takes priority over PSP and port data.
	•	х	I	TTL	External memory interface, data bit 3 input.
	PSP3	х	0	DIG	PSP read data output (LATD<3>). Takes priority over port data.
		х	I	TTL	PSP write data input.
RD4/AD4/	RD4	0	0	DIG	LATD<4> data output.
PSP4/SDO2	•	1	I	ST	PORTD<4> data input.
	AD4 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 4 output. Takes priority over PSP, MSSP and port data.
		х	I	TTL	External memory interface, data bit 4 input.
	PSP4	х	0	DIG	PSP read data output (LATD<4>). Takes priority over port and PSP data.
		х	I	TTL	PSP write data input.
	SDO2	0	0	DIG	SPI™ data output (MSSP module). Takes priority over PSP and port data.

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

TABLE 11-7: PORTD FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	1/0	I/O Type	Description
RD5/AD5/	RD5	0	0	DIG	LATD<5> data output.
PSP5/SDI2	,	1	I	ST	PORTD<5> data input.
/SDA2	AD5 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 5 output. Takes priority over PSP, MSSP and port data.
		х	ı	TTL	External memory interface, data bit 5 input.
	PSP5	х	0	DIG	PSP read data output (LATD<5>). Takes priority over port data.
		х	ı	TTL	PSP write data input.
	SDI2	1	I	ST	SPI data input (MSSP module).
	SDA2	1	0	DIG	$\mbox{I}^2\mbox{C}^{\mbox{\tiny TM}}$ data output (MSSP module). Takes priority over PSP and port data.
	·	1	I	I ² C/SMB	I ² C data input (MSSP module); input type depends on module setting.
RD6/AD6/	RD6	0	0	DIG	LATD<6> data output.
PSP6/SCK2/	,	1	ı	ST	PORTD<6> data input.
SCL2	AD6 ⁽¹⁾	х	0	DIG-3	External memory interface, address/data bit 6 output. Takes priority over PSP, MSSP and port data.
		х	ı	TTL	External memory interface, data bit 6 input.
	PSP6	х	0	DIG	PSP read data output (LATD<6>). Takes priority over port data.
		х	I	TTL	PSP write data input.
	SCK2	0	0	DIG	SPI clock output (MSSP module). Takes priority over PSP and port data.
	,	1	I	ST	SPI clock input (MSSP module).
	SCL2	0	0	DIG	I ² C clock output (MSSP module). Takes priority over PSP and port data.
		1	I	I ² C/SMB	$\ensuremath{\text{I}^2\text{C}}$ clock input (MSSP module); input type depends on module setting.
RD7/AD7/	RD7	0	0	DIG	LATD<7> data output.
PSP7/SS2	,	1	I	ST	PORTD<7> data input.
	AD7 ⁽¹⁾	х	0	DIG	External memory interface, address/data bit 7 output. Takes priority over PSP and port data.
	,	х	I	TTL	External memory interface, data bit 7 input.
	PSP7	х	0	DIG	PSP read data output (LATD<7>). Takes priority over port data.
		х	-	TTL	PSP write data input.
	SS2	1	ļ	TTL	Slave select input for SSP (MSSP module).

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

TABLE 11-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	60
LATD	LATD Data	ATD Data Output Register						60	
TRISD	PORTD Da	DRTD Data Direction Register							

11.5 PORTE, TRISE and LATE Registers

PORTE is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISE. Setting a TRISE bit (=1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISE bit (=0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register read and write the latched output value for PORTE.

All pins on PORTE are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a Power-on Reset, these pins are configured as digital inputs.

When the device is operating in Microcontroller mode, pin RE7 can be configured as the alternate peripheral pin for the CCP2 module. This is done by clearing the CCP2MX configuration bit.

In 80-pin devices, PORTE is multiplexed with the system bus as part of the external memory interface. I/O port and other functions are only available when the interface is disabled by setting the EBDIS bit (MEMCON<7>). When the interface is enabled (80-pin devices only), PORTE is the high-order byte of the multiplexed address/data bus (AD15:AD8). The TRISE bits are also overridden.

When the Parallel Slave Port is active on PORTD, three of the PORTE pins (RE0/AD8/RD/P2D, RE1/AD9/WR/P2C and RE2/AD10/CS/P2B) are configured as digital control inputs for the port. The control functions are summarized in Table 11-9. The reconfiguration occurs automatically when the PSPMODE control bit (PSPCON<4>) is set. Users must still make certain the the corresponding TRISE bits are set to configure these pins as digital inputs.

EXAMPLE 11-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by ; clearing output
GI DE	T 7 M D	; data latches
CLRF	LATE	; Alternate method ; to clear output
MOVLW	03h	<pre>; data latches ; Value used to</pre>
		; initialize data : direction
MOVWF	TRISE	; Set RE<1:0> as inputs ; RE<7:2> as outputs

TABLE 11-9: PORTE FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description			
RE0/AD8/	RE0	0	0	DIG	LATE<0> data output.			
RD/P2D		1	ı	ST	PORTE<0> data input.			
	AD8 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 8 output. Takes priority over ECCP and port data.			
		х	ı	TTL	External memory interface, data bit 8 input.			
	RD	1	-	TTL	Parallel Slave Port read enable control input.			
	P2D	0	0	DIG	ECCP2 enhanced PWM output, channel D. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.			
RE1/AD9/	RE1	0	0	DIG	LATE<1> data output.			
WR/P2C		1	I	ST	PORTE<1> data input.			
	AD9 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 9 output. Takes priority over ECCP and port data.			
		х	I	TTL	External memory interface, data bit 9 input.			
	WR	1	I	TTL	Parallel Slave Port write enable control input.			
	P2C	0	0	DIG	ECCP2 enhanced PWM output, channel C. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.			
RE2/AD10/	RE2	0	0	DIG	LATE<2> data output.			
CS/P2B		1	I	ST	PORTE<2> data input.			
	AD10 ⁽²⁾	AD10 ⁽²⁾ x O DIG External memory interface, address/data bit 10 output over ECCP and port data.		External memory interface, address/data bit 10 output. Takes priority over ECCP and port data.				
		х	I	TTL	External memory interface, data bit 10 input.			
	CS	1	I	TTL	Parallel Slave Port chip select control input.			
	P2B	0	0	DIG	ECCP2 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.			
RE3/AD11/P3C	RE3	0	0	DIG	LATE<3> data output.			
		1	I	ST	PORTE<3> data input.			
	AD11 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 11 output. Takes priority over ECCP and port data.			
		х	I	TTL	External memory interface, data bit 11 input.			
	P3C	0	0	DIG	ECCP3 enhanced PWM output, channel C. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.			
RE4/AD12/P3B	RE4	0	0	DIG	LATE<4> data output.			
		1	Ι	ST	PORTE<4> data input.			
	AD12 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 12 output. Takes priority over ECCP and port data.			
		х	ı	TTL	External memory interface, data bit 12 input.			
	Р3В	0	0	DIG	ECCP3 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.			

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for CCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

2: Implemented on 80-pin devices only.

TABLE 11-9: PORTE FUNCTIONS (CONTINUED)

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RE5/AD13/P1C	RE5	0	0	DIG	LATE<5> data output.
		1	I	ST	PORTE<5> data input.
	AD13 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 13 output. Takes priority over ECCP and port data.
		х	I	TTL	External memory interface, data bit 13 input.
	P1C	0	0	DIG	ECCP1 enhanced PWM output, channel C. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.
RE6/AD14/P1B	RE6	0	0	DIG	LATE<6> data output.
		1	I	ST	PORTE<6> data input.
	AD14 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 14 output. Takes priority over ECCP and port data.
		х	I	TTL	External memory interface, data bit 14 input.
	P1B	0	0	DIG	ECCP1 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.
RE7/AD15/	RE7	0	0	DIG	LATE<7> data output.
CCP2/P2A		1	I	ST	PORTE<7> data input.
	AD15 ⁽²⁾	х	0	DIG	External memory interface, address/data bit 15 output. Takes priority over ECCP and port data.
		х	I	TTL	External memory interface, data bit 15 input.
	CCP2 ⁽¹⁾	0	0	DIG	ECCP2 compare output and ECCP2 PWM output. Takes priority over port data.
		1	I	ST	ECCP2 capture input.
	P2A	0	0	DIG	ECCP2 enhanced PWM output, channel A. Takes priority over port and data. May be configured for tri-state during enhanced PWM shutdown events.

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Alternate assignment for CCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

2: Implemented on 80-pin devices only.

TABLE 11-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
PORTE	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	60
LATE	LATE Data	LATE Data Output Register						60	
TRISE	PORTE Da	ORTE Data Direction bits							

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTE.

11.6 PORTF, LATF and TRISF Registers

PORTF is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISF. Setting a TRISF bit (=1) will make the corresponding PORTF pin an input (i.e., put the corresponding output driver in a high-impedance mode). Clearing a TRISF bit (=0) will make the corresponding PORTF pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATF) is also memory mapped. Read-modify-write operations on the LATF register read and write the latched output value for PORTF.

All pins on PORTF are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTF is multiplexed with several analog peripheral functions, including the A/D converter and comparator inputs, as well as the comparator outputs. Pins RF1 through RF2 may be used as comparator inputs or outputs by setting the appropriate bits in the CMCON register. To use RF0:RF6 as digital inputs, it is also necessary to turn off the A/D inputs.

Note: On a Power-on Reset, RA5 and RA3:RA0 are configured as analog inputs and read as '0'. RA4 is configured as a digital input.

- Note 1: On a Power-on Reset, the RF6:RF0 pins are configured as Analog inputs and read as '0'.
 - 2: To configure PORTF as digital I/O, set the ADCON1 register.

EXAMPLE 11-6: INITIALIZING PORTF

	LL 11-0	initialization
CLRF	PORTF	; Initialize PORTF by
		; clearing output
		; data latches
CLRF	LATF	; Alternate method
		; to clear output
		; data latches
MOVLW	0x0F	;
MOVWF	ADCON1	; Set PORTF as digital I/O
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISF	; Set RF3:RF0 as inputs
		; RF5:RF4 as outputs
		; RF7:RF6 as inputs
1		

TABLE 11-11: PORTF FUNCTIONS

Pin Name	Function	TRIS Setting	1/0	I/O Type	Description
RF0/AN5	RF0	0	0	DIG	LATF<0> data output; not affected by analog input.
		1	I	ST	PORTF<0> data input; disabled when analog input enabled.
	AN5	1	I	ANA	A/D input channel 5. Default configuration on POR.
RF1/AN6/C2OUT	RF1	0	0	DIG	LATF<1> data output; not affected by analog input.
		1	I	ST	PORTF<1> data input; disabled when analog input enabled.
	AN6	1	I	ANA	A/D input channel 6. Default configuration on POR.
	C2OUT	0	0	DIG	Comparator 2 output; takes priority over port data.
RF2/AN7/C1OUT	RF2	0	0	DIG	LATF<2> data output; not affected by analog input.
		1	I	ST	PORTF<2> data input; disabled when analog input enabled.
	AN7	1	I	ANA	A/D input channel 7. Default configuration on POR.
	C1OUT	0	0	TTL	Comparator 1 output; takes priority over port data.
RF3/AN8	RF3	0	0	DIG	LATF<3> data output; not affected by analog input.
		1	ı	ST	PORTF<3> data input; disabled when analog input enabled.
	AN8	1	I	ANA	A/D input channel 8 and Comparator C2+ input. Default input configuration on POR; not affected by analog output.
RF4/AN9	RF4	0	0	DIG	LATF<4> data output; not affected by analog input.
		1		ST	PORTF<4> data input; disabled when analog input enabled.
	AN9	1	I	ANA	A/D input channel 9 and Comparator C2- input. Default input configuration on POR; does not affect digital output.
RF5/AN10/CVREF	RF5	0	0	DIG	LATF<5> data output; not affected by analog input. Disabled when CVREF output enabled.
		1	I	ST	PORTF<5> data input; disabled when analog input enabled. Disabled when CVREF output enabled
	AN10	1	I	ANA	A/D input channel 10 and Comparator C1+ input. Default input configuration on POR; not affected by analog output.
	CVREF	х	0	ANA	Comparator voltage reference output. Enabling this feature disables digital I/O.
RF6/AN11	RF6	0	0	DIG	LATF<6> data output; not affected by analog input.
		1	ı	ST	PORTF<6> data input; disabled when analog input enabled.
	AN11	1	I	ANA	A/D input channel 11 and Comparator C1- input. Default input configuration on POR; does not affect digital output.
RF7/SS1	RF7	0	0	DIG	LATF<7> data output.
		1	I	ST	PORTF<7> data input.
	SS1	1		TTL	Slave select input for SSP (MSSP module).

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

TABLE 11-12: SUMMARY OF REGISTERS ASSOCIATED WITH PORTF

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TRISF	PORTF Da	PORTF Data Direction Control Register							
PORTF	Read POR	TF pin/Write	PORTF D	ata Latch					60
LATF	Read POR	TF Data Lat	ch/Write P	ORTF Data	a Latch				60
ADCON1	_	- VCFG1 VCFG0 PCFG3 PCFG2 PCFG1 PCFG0							59
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59
CMCON	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0	59

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTF.

11.7 PORTG, TRISG and LATG Registers

PORTG is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISG. Setting a TRISG bit (= 1) will make the corresponding PORTG pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISG bit (= 0) will make the corresponding PORTG pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATG) is also memory mapped. Read-modify-write operations on the LATG register, read and write the latched output value for PORTG.

PORTG is multiplexed with USART and CCP functions (Table 11-13). PORTG pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTG pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings. The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register without concern due to peripheral overrides.

The sixth pin of PORTG (RG5/MCLR/VPP) is an input only pin. Its operation is controlled by the MCLRE configuration bit. When selected as a port pin (MCLRE = 0), it functions as a digital input only pin; as such, it does not have TRIS or LAT bits associated with its operation. Otherwise, it functions as the device's Master Clear input. In either configuration, RG5 also functions as the programming voltage input during programming.

Note: On a Power-on Reset, RG5 is enabled as a digital input only if Master Clear functionality is disabled. All other 5 pins are configured as digital inputs.

EXAMPLE 11-7: INITIALIZING PORTG

CLRF	PORTG	; Initialize PORTG by ; clearing output
CLRF	LATG	<pre>; data latches ; Alternate method ; to clear output ; data latches</pre>
MOVLW	0x04	; Value used to ; initialize data : direction
MOVWF	TRISG	; GTPection ; Set RG1:RG0 as outputs ; RG2 as input ; RG4:RG3 as inputs

TABLE 11-13: PORTG FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RG0/CCP3/P3A	RG0	0	0	DIG	LATG<0> data output.
		1	I	ST	PORTG<0> data input.
	CCP3	0	0	DIG	ECCP3 compare and ECCP3 PWM output. Takes priority over port data.
		1	I	ST	ECCP3 capture input.
	P3A	0	0	DIG	ECCP3 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.
RG1/TX2/CK2	RG1	0	0	DIG	LATG<1> data output.
		1	I	ST	PORTG<1> data input.
	TX2	0	0	DIG	Asynchronous serial transmit data output (EUSART module). Takes priority over port data.
	CK2	0	0	DIG	Synchronous serial clock output (EUSART module). Takes priority over port data.
		1		ST	Synchronous serial clock input (EUSART module).
RG2/RX2/DT2	RG2	0	0	DIG	LATG<2> data output.
		1	I	ST	PORTG<2> data input.
	RX2	1	I	ST	Asynchronous serial receive data input (EUSART module).
	DT2	1	0	DIG	Synchronous serial data output (EUSART module). Takes priority over port data. User must configure as an input.
		1	I	ST	Synchronous serial data input (EUSART module). User must configure as an input.
RG3/CCP4/P3D	RG3	0	0	DIG	LATG<3> data output.
		1		ST	PORTG<3> data input.
	CCP4	0	0	DIG	CCP4 compare and PWM output; takes priority over port data and P3D function.
		1	I	ST	CCP4 capture input.
	P3D	0	0	DIG	ECCP3 enhanced PWM output, channel D. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.
RG4/CCP5/P1D	RG4	0	0	DIG	LATG<4> data output.
		1	I	ST	PORTG<4> data input.
	CCP5	0	0	DIG	CCP5 compare and PWM output. Takes priority over port data and P1D function.
		1	I	ST	CCP5 capture input.
	DAD	0	0	DIG	ECCP1 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over
RG5/MCLR/VPP	P1D RG5	(1)	I	ST	port data. PORTG<5> data input; enabled when MCLRE configuration bit is clear.
	MCLR	_	I	ST	External Master Clear input; enabled when MCLRE configuration bit is set.
	VPP	_	I	ANA	High-voltage detection; used for ICSP™ mode entry detection. Always available, regardless of pin mode.

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: RG5 does not have a corresponding TRISG bit.

TABLE 11-14: SUMMARY OF REGISTERS ASSOCIATED WITH PORTG

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTG	_	_	RG5 ⁽¹⁾	Read PORT		60				
LATG	_	_	_	LATG Data C	ATG Data Output Register					
TRISG	_	_	_	Data Direction		60				
CCPRxL ⁽²⁾	Capture/Com	pare/PWM Re	egister x (LSB)						59, 61	
CCPRxH ⁽²⁾	Capture/Com	pare/PWM Re	egister x (MSB)					59, 61	
ECCPxCON ⁽²⁾	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	59	
ECCPxAS ⁽²⁾	ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0	59, 61	
ECCPxDEL ⁽²⁾	PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	61	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by PORTG.

Note 1: RG5 is available as an input only when \overline{MCLR} is disabled.

2: Generic term for all of the identical registers of this name for all enhanced CCP modules, where 'x' identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same generic name are identical.

11.8 PORTH, LATH and TRISH Registers

Note:	PORTH	ΓH is available		only	on
	PIC18F86	27/87	22 devices.		

PORTH is an 8-bit wide, bidirectional I/O port. The corresponding data direction register is TRISH. Setting a TRISH bit (=1) will make the corresponding PORTH pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISH bit (=0) will make the corresponding PORTH pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATH) is also memory mapped. Read-modify-write operations on the LATH register, read and write the latched output value for PORTH.

All pins on PORTH are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a Power-on Reset, these pins are configured as digital inputs.

When the external memory interface is enabled, four of the PORTH pins function as the high-order address lines for the interface. The address output from the interface takes priority over other digital I/O. The corresponding TRISH bits are also overridden.

EXAMPLE 11-8: INITIALIZING PORTH

CLRF	PORTH	; Initialize PORTH by
		; clearing output
		; data latches
CLRF	LATH	; Alternate method
		; to clear output
		; data latches
MOVLW	0CFh	; Value used to
		; initialize data
		; direction
MOVWF	TRISH	; Set RH3:RH0 as inputs
		; RH5:RH4 as outputs
		; RH7:RH6 as inputs
		· <u>-</u>

TABLE 11-15: PORTH FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description		
RH0/AD16 ⁽¹⁾	RH0	0	0	DIG	LATH<0> data output.		
		1	I	ST	PORTH<0> data input.		
	AD16	х	0	DIG	External memory interface, address line 16. Takes priority over port data.		
RH1/AD17 ⁽¹⁾	RH1	0	0	DIG	LATH<1> data output.		
		1	I	ST	PORTH<1> data input.		
	AD17	х	0	DIG	External memory interface, address line 17. Takes priority over port data.		
RH2/AD18 ⁽¹⁾	RH2	0	0	DIG	LATH<2> data output.		
		1	I	ST	PORTH<2> data input.		
	AD18	х	0	DIG	External memory interface, address line 18. Takes priority over port data.		
RH3/AD19 ⁽¹⁾	RH3	0	0	DIG	LATH<3> data output.		
		1	I	ST	PORTH<3> data input.		
	AD19	х	0	DIG	External memory interface, address line 19. Takes priority over pdata.		
RH4/AN12/	RH4	0	0	DIG	LATH<4> data output.		
P3C ^(1, 2)		1	I	ST	PORTH<4> data input.		
	AN12	1	ı	ANA	A/D input channel 12. Default configuration on POR.		
	P3C	0	0	DIG	ECCP3 enhanced PWM output, channel C. May be configured fo tri-state during enhanced PWM shutdown events. Takes priority o port data.		
RH5/AN13/	RH5	0	0	DIG	LATH<5> data output.		
P3B ^(1, 2)		1	I	ST	PORTH<5> data input.		
	AN13	1	ı	ANA	A/D input channel 13. Default configuration on POR.		
	P3B	0	0	DIG	ECCP3 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.		
RH6/AN14/	RH6	0	0	DIG	LATH<6> data output.		
P1C ^(1, 2)		1	ı	ST	PORTH<6> data input.		
	AN14	1	ı	ANA	A/D input channel 14. Default configuration on POR.		
	P1C	0	0	DIG	ECCP1 enhanced PWM output, channel C. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.		
RH7/AN15/	RH7	0	0	DIG	LATH<7> data output.		
P1B ^(1, 2)		1	I	ST	PORTH<7> data input.		
	AN15	1	I	ANA	A/D input channel 15. Default configuration on POR.		
	P1B	0	0	DIG	ECCP1 enhanced PWM output, channel B. May be configured for tri-state during enhanced PWM shutdown events. Takes priority over port data.		

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

2: Alternate assignment for CCP2 when CCP2MX configuration bit is cleared (all devices in Microcontroller mode).

TABLE 11-16: SUMMARY OF REGISTERS ASSOCIATED WITH PORTH

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
TRISH	PORTH D	60							
PORTH	Read POF	Read PORTH pin/Write PORTH Data Latch							60
LATH	Read POF	Read PORTH Data Latch/Write PORTH Data Latch							

11.9 PORTJ, TRISJ and LATJ Registers

Note:	PORTJ	J is available		only	on
	PIC18F86	327/87	'22 devices.		

PORTJ is an 8-bit wide, bidirectional port. The corresponding data direction register is TRISJ. Setting a TRISJ bit (= 1) will make the corresponding PORTJ pin an input (i.e., put the corresponding output driver in a High-Impedance mode). Clearing a TRISJ bit (= 0) will make the corresponding PORTJ pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATJ) is also memory mapped. Read-modify-write operations on the LATJ register, read and write the latched output value for PORTJ.

All pins on PORTJ are implemented with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note: On a Power-on Reset, these pins are configured as digital inputs.

When the external memory interface is enabled, all of the PORTJ pins function as control outputs for the interface. This occurs automatically when the interface is enabled by clearing the EBDIS control bit (MEMCON<7>). The TRISJ bits are also overridden.

EXAMPLE 11-9: INITIALIZING PORTJ

CLRF	PORTJ	; Initialize PORTJ by
		; clearing output
		; data latches
CLRF	LATJ	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISJ	; Set RJ3:RJ0 as inputs
		; RJ5:RJ4 as output
		; RJ7:RJ6 as inputs

TABLE 11-17: PORTJ FUNCTIONS

Pin Name	Function	TRIS Setting	I/O	I/O Type	Description
RJ0/ALE ⁽¹⁾	RJ0	0	0	DIG	LATJ<0> data output.
		1	I	ST	PORTJ<0> data input.
	ALE	х	0	DIG	External memory interface address latch enable control output. Takes priority over digital I/O.
RJ1/OE ⁽¹⁾	RJ1	0	0	DIG	LATJ<1> data output.
		1		ST	PORTJ<1> data input.
	ŌĒ	х	0	DIG	External memory interface output enable control output. Takes priority over digital I/O.
RJ2/WRL(1)	RJ2	0	0	DIG	LATJ<2> data output.
		1	I	ST	PORTJ<2> data input.
	WRL	х	0	DIG	External memory bus write low byte control. Takes priority over digital I/O.
RJ3/WRH ⁽¹⁾	RJ3	0	0	DIG	LATJ<3> data output.
		1	I	ST	PORTJ<3> data input.
	WRH	х	0	DIG	External memory interface write high byte control output. Takes priority over digital I/O.
RJ4/BA0 ⁽¹⁾	RJ4	0	0	DIG	LATJ<4> data output.
		1	I	ST	PORTJ<4> data input.
	BA0	х	0	DIG	External memory interface byte address 0 control output. Takes priority over digital I/O.
RJ5/CE ⁽¹⁾	RJ5	0	0	DIG	LATJ<5> data output.
		1	I	ST	PORTJ<5> data input.
	CE	х	0	DIG	External memory interface chip enable control output. Takes priority over digital I/O.
RJ6/LB ⁽¹⁾	RJ6	0	0	DIG	LATJ<6> data output.
		1		ST	PORTJ<6> data input.
	LB	х	0	DIG	External memory interface lower byte enable control output. Takes priority over digital I/O.
RJ7/ UB(1)	RJ7	0	0	DIG	LATJ<7> data output.
		1	I	ST	PORTJ<7> data input.
	UB	х	0	DIG	External memory interface upper byte enable control output. Takes priority over digital I/O.

Legend: PWR = Power Supply, O = Output, I = Input, ANA = Analog Signal, DIG = Digital Output, ST = Schmitt Buffer Input, TTL = TTL Buffer Input, x = Don't care (TRIS bit does not affect port direction or is overridden for this option).

Note 1: Implemented on 80-pin devices only.

TABLE 11-18: SUMMARY OF REGISTERS ASSOCIATED WITH PORTJ

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page		
PORTJ	Read PO	Read PORTJ pin/Write PORTJ Data Latch									
LATJ	LATJ Dat	ATJ Data Output Register									
TRISJ	Data Dire	Data Direction Control Register for PORTJ									

11.10 Parallel Slave Port

PORTD can also function as an 8-bit wide Parallel Slave Port, or microprocessor port, when control bit PSPMODE (PSPCON<4>) is set. It is asynchronously readable and writable by the external world through RD and WR control input pin.

Note: For PIC18F8627/8722 devices, the Parallel Slave Port is available only in Microcontroller mode.

The PSP can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, RE1/WR to be the WR input and RE2/CS to be the CS (Chip Select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set).


A write to the PSP occurs when both the $\overline{\text{CS}}$ and $\overline{\text{WR}}$ lines are first detected low and ends when either are detected high. The PSPIF and IBF flag bits are both set when the write ends.

A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low. The data in PORTD is read out and the OBF bit is set. If the user writes new data to PORTD to set OBF, the data is immediately read out; however, the OBF bit is not set.

When either the $\overline{\text{CS}}$ or $\overline{\text{RD}}$ lines are detected high, the PORTD pins return to the input state and the PSPIF bit is set. User applications should wait for PSPIF to be set before servicing the PSP; when this happens, the IBF and OBF bits can be polled and the appropriate action taken.

The timing for the control signals in Write and Read modes is shown in Figure 11-3 and Figure 11-4, respectively.

FIGURE 11-2: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE



PSPCON: PARALLEL SLAVE PORT CONTROL REGISTER REGISTER 11-1:

R-0	R-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
IBF	OBF	IBOV	PSPMODE	_	_	_	_
bit 7							bit 0

bit 0

bit 7 IBF: Input Buffer Full Status bit

1 = A word has been received and is waiting to be read by the CPU

0 = No word has been received

bit 6 **OBF:** Output Buffer Full Status bit

1 = The output buffer still holds a previously written word

0 = The output buffer has been read

bit 5 **IBOV:** Input Buffer Overflow Detect bit

> 1 = A write occurred when a previously input word has not been read (must be cleared in software)

0 = No overflow occurred

bit 4 PSPMODE: Parallel Slave Port Mode Select bit

> 1 = Parallel Slave Port mode 0 = General Purpose I/O mode

Unimplemented: Read as '0' bit 3-0

> Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR x = Bit is unknown'1' = Bit is set '0' = Bit is cleared

FIGURE 11-3: PARALLEL SLAVE PORT WRITE WAVEFORMS




FIGURE 11-4: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 11-19: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page	
PORTD	PORTD Da	ta Latch whe	n written; F	PORTD pins v	hen read				60	
LATD	LATD Data	Output bits							60	
TRISD	PORTD Da	ORTD Data Direction bits								
PORTE	PORTE Data Latch when written; PORTE pins when read									
LATE	LATE Data	Output bits							60	
TRISE	PORTE Da	ta Direction I	oits						60	
PSPCON	IBF	OBF	IBOV	PSPMODE	_	_	_	_	59	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	PSPIF ADIF RC1IF TX1IF SSP1IF CCP1IF TMR2IF TMR1IF								
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

12.0 TIMERO MODULE

The Timer0 module incorporates the following features:

- Software selectable operation as a timer or counter in both 8-bit or 16-bit modes
- · Readable and writable registers
- Dedicated 8-bit, software programmable prescaler
- Selectable clock source (internal or external)
- · Edge select for external clock
- Interrupt-on-overflow

The TOCON register (Register 12-1) controls all aspects of the module's operation, including the prescale selection. It is both readable and writable.

A simplified block diagram of the Timer0 module in 8-bit mode is shown in Figure 12-1. Figure 12-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

REGISTER 12-1: TOCON: TIMERO CONTROL REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
TMR00N	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0
bit 7							bit 0

- bit 7 TMR0ON: Timer0 On/Off Control bit
 - 1 = Enables Timer0
 - 0 = Stops Timer0
- bit 6 T08BIT: Timer0 8-bit/16-bit Control bit
 - 1 = Timer0 is configured as an 8-bit timer/counter
 - 0 = Timer0 is configured as a 16-bit timer/counter
- bit 5 TOCS: Timer0 Clock Source Select bit
 - 1 = Transition on T0CKI pin
 - 0 = Internal instruction cycle clock (CLKO)
- bit 4 T0SE: Timer0 Source Edge Select bit
 - 1 = Increment on high-to-low transition on TOCKI pin
 - 0 = Increment on low-to-high transition on T0CKI pin
- bit 3 **PSA**: Timer0 Prescaler Assignment bit
 - 1 = TImer0 prescaler is NOT assigned. Timer0 clock input bypasses prescaler.
 - 0 = Timer0 prescaler is assigned. Timer0 clock input comes from prescaler output.
- bit 2-0 TOPS2:TOPS0: Timer0 Prescaler Select bits
 - 111 = 1:256 prescale value
 - 110 = 1:128 prescale value
 - 101 = 1:64 prescale value
 - 100 = 1:32 prescale value
 - 011 = 1:16 prescale value
 - 010 = 1:8 prescale value
 - 001 = 1:4 prescale value
 - 000 = 1:2 prescale value

Legend:

R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

12.1 Timer0 Operation

Timer0 can operate as either a timer or a counter; the mode is selected with the ToCS bit (ToCON<5>). In Timer mode (ToCS = 0), the module increments on every clock by default unless a different prescaler value is selected (see **Section 12.3 "Prescaler"**). If the TMR0 register is written to, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

The Counter mode is selected by setting the T0CS bit (= 1). In this mode, Timer0 increments either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit, T0SE (T0CON<4>); clearing this bit selects the rising edge. Restrictions on the external clock input are discussed below.

An external clock source can be used to drive Timer0; however, it must meet certain requirements to ensure that the external clock can be synchronized with the

internal phase clock (Tosc). There is a delay between synchronization and the onset of incrementing the timer/counter.

12.2 Timer0 Reads and Writes in 16-Bit Mode

TMR0H is not the actual high byte of Timer0 in 16-bit mode; it is actually a buffered version of the real high byte of Timer0, which is not directly readable nor writable (refer to Figure 12-2). TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16 bits of Timer0 without having to verify that the read of the high and low byte were valid, due to a rollover between successive reads of the high and low byte.

Similarly, a write to the high byte of Timer0 must also take place through the TMR0H Buffer register. The high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16 bits of Timer0 to be updated at once.

FIGURE 12-1: TIMERO BLOCK DIAGRAM (8-BIT MODE)





FIGURE 12-2: TIMERO BLOCK DIAGRAM (16-BIT MODE)



12.3 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not directly readable or writable; its value is set by the PSA and T0PS2:T0PS0 bits (T0CON<3:0>) which determine the prescaler assignment and prescale ratio.

Clearing the PSA bit assigns the prescaler to the Timer0 module. When it is assigned, prescale values from 1:2 through 1:256 in power-of-2 increments are selectable.

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF TMR0, MOVWF TMR0, BSF TMR0, etc.) clear the prescaler count.

Note: Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

12.3.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control and can be changed "on-the-fly" during program execution.

12.4 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or from FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF flag bit. The interrupt can be masked by clearing the TMR0IE bit (INTCON<5>). Before reenabling the interrupt, the TMR0IF bit must be cleared in software by the Interrupt Service Routine.

Since Timer0 is shut down in Sleep mode, the TMR0 interrupt cannot awaken the processor from Sleep.

TABLE 12-1: REGISTERS ASSOCIATED WITH TIMERO

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TMR0L	Timer0 Reg	imer0 Register, Low Byte							
TMR0H	Timer0 Reg	ister, High B	yte						58
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
T0CON	TMR00N	TMROON TO8BIT TOCS TOSE PSA TOPS2 TOPS1 TOPS0							
TRISA	TRISA7 ⁽¹⁾	RISA7 ⁽¹⁾ TRISA6 ⁽¹⁾ Data Direction Control Register for PORTA							

Legend: Shaded cells are not used by Timer0.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

13.0 TIMER1 MODULE

The Timer1 timer/counter module incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- Readable and writable 8-bit registers (TMR1H and TMR1L)
- Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- · Reset on CCP special event trigger
- Device clock status flag (T1RUN)

A simplified block diagram of the Timer1 module is shown in Figure 13-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 13-2.

The module incorporates its own low-power oscillator to provide an additional clocking option. The Timer1 oscillator can also be used as a low-power clock source for the microcontroller in power-managed operation.

Timer1 can also be used to provide Real-Time Clock (RTC) functionality to applications with only a minimal addition of external components and code overhead.

Timer1 is controlled through the T1CON Control register (Register 13-1). It also contains the Timer1 Oscillator Enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit, TMR1ON (T1CON<0>).

REGISTER 13-1: T1CON: TIMER1 CONTROL REGISTER

R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Tlmer1 in one 16-bit operation
 - 0 = Enables register read/write of Timer1 in two 8-bit operations
- bit 6 T1RUN: Timer1 System Clock Status bit
 - 1 = Device clock is derived from Timer1 oscillator
 - 0 = Device clock is derived from another source
- bit 5-4 T1CKPS1:T1CKPS0: Timer1 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- bit 3 T10SCEN: Timer1 Oscillator Enable bit
 - 1 = Timer1 oscillator is enabled
 - 0 = Timer1 oscillator is shut off

The oscillator inverter and feedback resistor are turned off to eliminate power drain.

bit 2 T1SYNC: Timer1 External Clock Input Synchronization Select bit

When TMR1CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR1CS = $\underline{0}$:

This bit is ignored. Timer1 uses the internal clock when TMR1CS = 0.

- bit 1 TMR1CS: Timer1 Clock Source Select bit
 - 1 = External clock from pin RC0/T10SO/T13CKI (on the rising edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR1ON: Timer1 On bit
 - 1 = Enables Timer1
 - 0 = Stops Timer1

_						
	_	_	Δ	-	_	١.
L	.e	u	е	n	u	13

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

13.1 Timer1 Operation

Timer1 can operate in one of these modes:


- Timer
- · Synchronous Counter
- · Asynchronous Counter


The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>). When TMR1CS is cleared (= 0), Timer1 increments on every internal instruction

cycle (Fosc/4). When the bit is set, Timer1 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator. if enabled.

When Timer1 is enabled, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 13-1: TIMER1 BLOCK DIAGRAM





13.2 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 13-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16 bits of Timer1 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H Buffer register. The Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 High Byte Buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

13.3 Timer1 Oscillator

An on-chip crystal oscillator circuit is incorporated between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting the Timer1 Oscillator Enable bit, T1OSCEN (T1CON<3>). The oscillator is a low-power circuit rated for 32 kHz crystals. It will continue to run during all power-managed modes. The circuit for a typical LP oscillator is shown in Figure 13-3. Table 13-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

FIGURE 13-3: EXTERNAL COMPONENTS FOR THE TIMER1 LP OSCILLATOR




TABLE 13-1: CAPACITOR SELECTION FOR THETIMEROSCILLATOR^(2,3,4)

Os	с Туре	Freq	C1	C2
	LP	32 kHz	27 pF ⁽¹⁾	27 pF ⁽¹⁾

- Note 1: Microchip suggests these values as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator but also increases the start-up time.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - **4:** Capacitor values are for design guidance only.

13.3.1 USING TIMER1 AS A CLOCK SOURCE

The Timer1 oscillator is also available as a clock source in power-managed modes. By setting the clock select bits, SCS1:SCS0 (OSCCON<1:0>), to '01', the device switches to SEC_RUN mode; both the CPU and peripherals are clocked from the Timer1 oscillator. If the IDLEN bit (OSCCON<7>) is cleared and a SLEEP instruction is executed, the device enters SEC_IDLE mode. Additional details are available in **Section 3.0** "Power-Managed Modes".

Whenever the Timer1 oscillator is providing the clock source, the Timer1 system clock status flag, T1RUN (T1CON<6>), is set. This can be used to determine the controller's current clocking mode. It can also indicate the clock source being currently used by the Fail-Safe Clock Monitor. If the Clock Monitor is enabled and the Timer1 oscillator fails while providing the clock, polling the T1RUN bit will indicate whether the clock is being provided by the Timer1 oscillator or another source.

13.3.2 LOW-POWER TIMER1 OPTION

The Timer1 oscillator can operate at two distinct levels of power consumption based on device configuration. When the LPT1OSC configuration bit is set, the Timer1 oscillator operates in a low-power mode. When LPT1OSC is not set, Timer1 operates at a higher power level. Power consumption for a particular mode is relatively constant, regardless of the device's operating mode. The default Timer1 configuration is the higher power mode.

As the low-power Timer1 mode tends to be more sensitive to interference, high noise environments may cause some oscillator instability. The low-power option is, therefore, best suited for low noise applications where power conservation is an important design consideration.

13.3.3 TIMER1 OSCILLATOR LAYOUT CONSIDERATIONS

The Timer1 oscillator circuit draws very little power during operation. Due to the low-power nature of the oscillator, it may also be sensitive to rapidly changing signals in close proximity.

The oscillator circuit, shown in Figure 13-3, should be located as close as possible to the microcontroller. There should be no circuits passing within the oscillator circuit boundaries other than Vss or VDD.

If a high-speed circuit must be located near the Timer1 oscillator, a grounded guard ring around the oscillator circuit may be helpful when used on a single-sided PCB or in addition to a ground plane.

13.4 Timer1 Interrupt

The TMR1 register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The Timer1 interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR1IF (PIR1<0>). This interrupt can be enabled or disabled by setting or clearing the Timer1 Interrupt Enable bit, TMR1IE (PIE1<0>).

13.5 Resetting Timer1 Using the CCP Special Event Trigger

If any of the CCP modules are configured to use Timer1 and generate a special event trigger in Compare mode (CCPxM3:CCPxM0, this signal will reset Timer1. The trigger from the ECCP2 module will also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4 "Special Event Trigger"** for more information).

The module must be configured as either a timer or a synchronous counter to take advantage of this feature. When used this way, the CCPRH:CCPRL register pair effectively becomes a period register for Timer1.

If Timer1 is running in Asynchronous Counter mode, this Reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger, the write operation will take precedence.

Note: The special event triggers from the CCPx module will not set the TMR1IF interrupt flag bit (PIR1<0>).

13.6 Using Timer1 as a Real-Time Clock

Adding an external LP oscillator to Timer1 (such as the one described in **Section 13.3** "Timer1 Oscillator" above) gives users the option to include RTC functionality to their applications. This is accomplished with an inexpensive watch crystal to provide an accurate time base and several lines of application code to calculate the time. When operating in Sleep mode and using a battery or supercapacitor as a power source, it can completely eliminate the need for a separate RTC device and battery backup.

The application code routine, RTCisr, shown in Example 13-1, demonstrates a simple method to increment a counter at one-second intervals using an Interrupt Service Routine. Incrementing the TMR1 register pair to overflow triggers the interrupt and calls the routine, which increments the seconds counter by one; additional counters for minutes and hours are incremented as the previous counter overflow.

Since the register pair is 16 bits wide, counting up to overflow the register directly from a 32.768 kHz clock would take 2 seconds. To force the overflow at the required one-second intervals, it is necessary to preload it; the simplest method is to set the MSb of TMR1H with a BSF instruction. Note that the TMR1L register is never preloaded or altered; doing so may introduce cumulative error over many cycles.

For this method to be accurate, Timer1 must operate in Asynchronous mode and the Timer1 overflow interrupt must be enabled (PIE1<0> = 1), as shown in the routine, RTCinit. The Timer1 oscillator must also be enabled and running at all times.

EXAMPLE 13-1: IMPLEMENTING A REAL-TIME CLOCK USING A TIMER1 INTERRUPT SERVICE




TABLE 13-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	PSPIF ADIF RC1IF TX1IF SSP1IF CCP1IF TMR2IF TMR1IF								
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	
TMR1L	Timer1 Reg	Timer1 Register, Low Byte								
TMR1H	Timer1 Reg	imer1 Register, High Byte							58	
T1CON	RD16									

Legend: Shaded cells are not used by the Timer1 module.

NOTES:

14.0 TIMER2 MODULE

The Timer2 module timer incorporates the following features:

- 8-bit timer and period registers (TMR2 and PR2, respectively)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4 and 1:16)
- Software programmable postscaler (1:1 through 1:16)
- Interrupt on TMR2-to-PR2 match
- Optional use as the shift clock for the MSSP module

The module is controlled through the T2CON register (Register 14-1), which enables or disables the timer and configures the prescaler and postscaler. Timer2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption.

A simplified block diagram of the module is shown in Figure 14-1.

14.1 Timer2 Operation

In normal operation, TMR2 is incremented from 00h on each clock (Fosc/4). A 4-bit counter/prescaler on the clock input gives direct input, divide-by-4 and divide-by-16 prescale options; these are selected by the prescaler control bits, T2CKPS1:T2CKPS0 (T2CON<1:0>). The value of TMR2 is compared to that of the period register, PR2, on each clock cycle. When the two values match, the comparator generates a match signal as the timer output. This signal also resets the value of TMR2 to 00h on the next cycle and drives the output counter/postscaler (see Section 14.2 "Timer2 Interrupt").

The TMR2 and PR2 registers are both directly readable and writable. The TMR2 register is cleared on any device Reset, while the PR2 register initializes at FFh. Both the prescaler and postscaler counters are cleared on the following events:

- a write to the TMR2 register
- a write to the T2CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 14-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 T20UTPS3:T20UTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postscale 0001 = 1:2 Postscale

•

1111 = 1:16 Postscale

bit 2 TMR2ON: Timer2 On bit

1 = Timer2 is on

0 = Timer2 is off

bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits

00 = Prescaler is 1 01 = Prescaler is 4

1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

14.2 Timer2 Interrupt

Timer2 also can generate an optional device interrupt. The Timer2 output signal (TMR2-to-PR2 match) provides the input for the 4-bit output counter/postscaler. This counter generates the TMR2 match interrupt flag which is latched in TMR2IF (PIR1<1>). The interrupt is enabled by setting the TMR2 Match Interrupt Enable bit, TMR2IE (PIE1<1>).

A range of 16 postscale options (from 1:1 through 1:16 inclusive) can be selected with the postscaler control bits, T2OUTPS3:T2OUTPS0 (T2CON<6:3>).

14.3 Timer2 Output

The unscaled output of TMR2 is available primarily to the CCP modules, where it is used as a time base for operations in PWM mode.

Timer2 can be optionally used as the shift clock source for the MSSP module operating in SPI mode. Additional information is provided in **Section 19.0** "**Master Synchronous Serial Port (MSSP) Module**".

FIGURE 14-1: TIMER2 BLOCK DIAGRAM




TABLE 14-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	GIE/GIEH PEIE/GIEL TMR0IE INT0IE RBIE TMR0IF INT0IF RBIF							
PIR1	PSPIF	ADIF RC1IF TX1IF SSP1IF CCP1IF TMR2IF TMR1IF							
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
TMR2	Timer2 Reg	jister							58
T2CON	_	- T2OUTPS3 T2OUTPS2 T2OUTPS1 T2OUTPS0 TMR2ON T2CKPS1 T2CKPS0							
PR2	Timer2 Peri	ner2 Period Register							

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

15.0 TIMER3 MODULE

The Timer3 module timer/counter incorporates these features:

- Software selectable operation as a 16-bit timer or counter
- · Readable and writable 8-bit registers (TMR3H and TMR3L)
- · Selectable clock source (internal or external) with device clock or Timer1 oscillator internal options
- Interrupt-on-overflow
- Module Reset on CCP special event trigger

A simplified block diagram of the Timer3 module is shown in Figure 15-1. A block diagram of the module's operation in Read/Write mode is shown in Figure 15-2.

The Timer3 module is controlled through the T3CON register (Register 15-1). It also selects the clock source options for the CCP modules (see Section 17.1.1 "CCP Modules and Timer Resources" for more information).

REGISTER 15-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

- bit 7 RD16: 16-bit Read/Write Mode Enable bit
 - 1 = Enables register read/write of Timer3 in one 16-bit operation
 - 0 = Enables register read/write of Timer3 in two 8-bit operations
- bit 6,3 T3CCP2:T3CCP1: Timer3 and Timer1 to CCPx Enable bits
 - 11 =Timer3 and Timer4 are the clock sources for CCP1 through CCP5
 - 10 =Timer3 and Timer4 are the clock sources for CCP3 through CCP5; Timer1 and Timer2 are the clock sources for CCP1 and CCP2
 - 01 =Timer3 and Timer4 are the clock sources for CCP2 through CCP5; 00 =Timer1 and Timer2 are the clock sources for CCP1 through CCP5
 - Timer1 and Timer2 are the clock sources for CCP1
- bit 5-4 T3CKPS1:T3CKPS0: Timer3 Input Clock Prescale Select bits
 - 11 = 1:8 Prescale value
 - 10 = 1:4 Prescale value
 - 01 = 1:2 Prescale value
 - 00 = 1:1 Prescale value
- T3SYNC: Timer3 External Clock Input Synchronization Control bit bit 2 (Not usable if the device clock comes from Timer1/Timer3.)

When TMR3CS = 1:

- 1 = Do not synchronize external clock input
- 0 = Synchronize external clock input

When TMR3CS = 0:

This bit is ignored. Timer3 uses the internal clock when TMR3CS = 0.

- bit 1 TMR3CS: Timer3 Clock Source Select bit
 - 1 = External clock input from Timer1 oscillator or T13CKI (on the rising edge after the first falling edge)
 - 0 = Internal clock (Fosc/4)
- bit 0 TMR3ON: Timer3 On bit
 - 1 = Enables Timer3
 - 0 = Stops Timer3

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.1 Timer3 Operation

Timer3 can operate in one of three modes:

- Timer
- · Synchronous Counter
- · Asynchronous Counter

The operating mode is determined by the clock select bit, TMR3CS (T3CON<1>). When TMR3CS is cleared (= 0), Timer3 increments on every internal instruction cycle (Fosc/4). When the bit is set, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

As with Timer1, the RC1/T1OSI and RC0/T1OSO/T13CKI pins become inputs when the Timer1 oscillator is enabled. This means the values of TRISC<1:0> are ignored and the pins are read as '0'.

FIGURE 15-1: TIMER3 BLOCK DIAGRAM





FIGURE 15-2: TIMER3 BLOCK DIAGRAM (16-BIT READ/WRITE MODE)



15.2 Timer3 16-Bit Read/Write Mode

Timer3 can be configured for 16-bit reads and writes (see Figure 15-2). When the RD16 control bit (T3CON<7>) is set, the address for TMR3H is mapped to a buffer register for the high byte of Timer3. A read from TMR3L will load the contents of the high byte of Timer3 into the Timer3 High Byte Buffer register. This provides the user with the ability to accurately read all 16 bits of Timer3 without having to determine whether a read of the high byte, followed by a read of the low byte, has become invalid due to a rollover between reads.

A write to the high byte of Timer3 must also take place through the TMR3H Buffer register. The Timer3 high byte is updated with the contents of TMR3H when a write occurs to TMR3L. This allows a user to write all 16 bits to both the high and low bytes of Timer3 at once.

The high byte of Timer3 is not directly readable or writable in this mode. All reads and writes must take place through the Timer3 High Byte Buffer register.

Writes to TMR3H do not clear the Timer3 prescaler. The prescaler is only cleared on writes to TMR3L.

15.3 Using the Timer1 Oscillator as the Timer3 Clock Source

The Timer1 internal oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. To use it as the Timer3 clock source, the TMR3CS bit must also be set. As previously noted, this also configures Timer3 to increment on every rising edge of the oscillator source.

The Timer1 oscillator is described in **Section 13.0** "Timer1 Module".

15.4 Timer3 Interrupt

The TMR3 register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and overflows to 0000h. The Timer3 interrupt, if enabled, is generated on overflow and is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled or disabled by setting or clearing the Timer3 Interrupt Enable bit, TMR3IE (PIE2<1>).

15.5 Resetting Timer3 Using the CCP Special Event Trigger

If any of the CCP modules is configured to use Timer3 and to generate a special event trigger in Compare mode (CCPxM3:CCPxM0 = 1011), this signal will reset Timer3. ECCP2 can also start an A/D conversion if the A/D module is enabled (see **Section 17.3.4** "**Special Event Trigger**" for more information).

The module must be configured as either a timer or synchronous counter to take advantage of this feature. When used this way, the CCPRxH:CCPRxL register pair effectively becomes a period register for Timer3.

If Timer3 is running in Asynchronous Counter mode, the Reset operation may not work.

In the event that a write to Timer3 coincides with a special event trigger from a CCP module, the write will take precedence.

Note: The special event triggers from the CCPx module will not set the TMR3IF interrupt flag bit (PIR2<1>).

TABLE 15-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

.,0										
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR2	OSCFIF	OSCFIF CMIF — EEIF BCL1IF HLVDIF TMR3IF CCP2IF							60	
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60	
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60	
TMR3L	Timer3 Reg	gister, Low B	yte						59	
TMR3H	Timer3 Reg	Timer3 Register, High Byte							59	
T1CON	RD16 T1RUN T1CKPS1 T1CKPS0 T1OSCEN T1SYNC TMR1CS TMR1ON								58	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	59	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Timer3 module.

NOTES:

16.0 TIMER4 MODULE

The Timer4 module timer has the following features:

- 8-bit timer (TMR4 register)
- 8-bit period register (PR4)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR4 match of PR4

Timer4 has a control register shown in Register 16-1. Timer4 can be shut off by clearing control bit, TMR4ON (T4CON<2>), to minimize power consumption. The prescaler and postscaler selection of Timer4 are also controlled by this register. Figure 16-1 is a simplified block diagram of the Timer4 module.

16.1 Timer4 Operation

Timer4 can be used as the PWM time base for the PWM mode of the CCP module. The TMR4 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T4CKPS1:T4CKPS0 (T4CON<1:0>). The match output of TMR4 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR4 interrupt, latched in flag bit TMR4IF (PIR3<3>).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR4 register
- · a write to the T4CON register
- any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR4 is not cleared when T4CON is written.

REGISTER 16-1: T4CON: TIMER4 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 T40UTPS3:T40UTPS0: Timer4 Output Postscale Select bits

0000 = 1:1 postscale 0001 = 1:2 postscale

•

1111 = 1:16 postscale

bit 2 TMR4ON: Timer4 On bit

1 = Timer4 is on 0 = Timer4 is off

bit 1-0 T4CKPS1:T4CKPS0: Timer4 Clock Prescale Select bits

00 =Prescaler is 1 01 =Prescaler is 4 1x =Prescaler is 16

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

16.2 Timer4 Interrupt

The Timer4 module has an 8-bit period register, PR4, which is both readable and writable. Timer4 increments from 00h until it matches PR4 and then resets to 00h on the next increment cycle. The PR4 register is initialized to FFh upon Reset.

16.3 Output of TMR4

The output of TMR4 (before the postscaler) is used only as a PWM time base for the CCP modules. It is not used as a baud rate clock for the MSSP, as is the Timer2 output.

FIGURE 16-1: TIMER4 BLOCK DIAGRAM




TABLE 16-1: REGISTERS ASSOCIATED WITH TIMER4 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	57
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	60
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	60
TMR4	Timer4 Module Register								61
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	61
PR4	Timer4 Period Register								61

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer4 module.

17.0 CAPTURE/COMPARE/PWM (CCP) MODULES

PIC18F6627/6722/8627/8722 devices all have a total of five CCP (Capture/Compare/PWM) modules. Two of these (CCP4 and CCP5) implement standard Capture, Compare and Pulse-Width Modulation (PWM) modes, and are discussed in this section. The other three modules (ECCP1, ECCP2, ECCP3) implement standard Capture and Compare modes, as well as enhanced PWM modes. These are discussed in Section 18.0 "Enhanced Capture/Compare/PWM (ECCP) Module".

Each CCP/ECCP module contains a 16-bit register which can operate as a 16-bit Capture register, a 16-bit Compare register or a PWM Master/Slave Duty Cycle register. For the sake of clarity, all CCP module operations in the following sections are described with respect to CCP4, but is equally applicable to CCP5.

Capture and Compare operations described in this chapter apply to all standard and enhanced CCP modules. The operations of PWM mode described in **Section 17.4 "PWM Mode"** applies to CCP4 and CCP5 only.

Note: Throughout this section and Section 18.0 "Enhanced Capture/ Compare/PWM (ECCP) Module", references to register and bit names that may be associated with a specific CCP module are referred to generically by the use of 'x' or 'y' in place of the specific module number. Thus, "CCPxCON" might refer to the control register for CCP4 or CCP5, or ECCP1, ECCP2 or ECCP3. "CCPxCON" is used throughout these sections to refer to the module control register, regardless of whether the CCP module is a standard or enhanced implementation.

REGISTER 17-1: CCPxCON: CCP CONTROL REGISTER (CCP4 AND CCP5 MODULES)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
hit 7	•			•			hit ∩

bit 7-6 Unimplemented: Read as '0'

bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0 for CCP Module x

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two Least Significant bits (bit 1 and bit 0) of the 10-bit PWM duty cycle. The eight Most Significant bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCP Module x Mode Select bits

0000 = Capture/Compare/PWM disabled (resets CCPx module)

0001 = Reserved

0010 = Compare mode, toggle output on match (CCPxIF bit is set)

0011 = Reserved

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode; initialize CCP pin low; on compare match, force CCP pin high (CCPIF bit is set)

1001 = Compare mode; initialize CCP pin high; on compare match, force CCP pin low (CCPIF bit is set)

1010 = Compare mode; generate software interrupt on compare match (CCPIF bit is set, CCP pin reflects I/O state)

1011 = Reserved

11xx = PWM mode

Legend:		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

17.1 CCP Module Configuration

Each Capture/Compare/PWM module is associated with a control register (generically, CCPxCON) and a data register (CCPRx). The data register, in turn, is comprised of two 8-bit registers: CCPRxL (low byte) and CCPRxH (high byte). All registers are both readable and writable.

17.1.1 CCP MODULES AND TIMER RESOURCES

The CCP/ECCP modules utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available to modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode.

TABLE 17-1: CCP MODE – TIMER RESOURCE

CCP Mode	Timer Resource
Capture	Timer1 or Timer3
Compare	Timer1 or Timer3
PWM	Timer2 or Timer4


The assignment of a particular timer to a module is determined by the Timer-to-CCP enable bits in the T3CON register (Register 15-1). Depending on the configuration selected, up to four timers may be active at once, with modules in the same configuration (Capture/Compare or PWM) sharing timer resources. The possible configurations are shown in Figure 17-1.

17.1.2 CCP2 PIN ASSIGNMENT

The pin assignment for CCP2 (Capture input, Compare and PWM output) can change, based on device configuration. The CCP2MX configuration bit determines which pin CCP2 is multiplexed to. By default, it is assigned to RC1 (CCP2MX = 1). If the configuration bit is cleared, CCP2 is multiplexed with RE7 in Microcontroller mode, or RE3 in all other modes.


Changing the pin assignment of CCP2 does not automatically change any requirements for configuring the port pin. Users must always verify that the appropriate TRIS register is configured correctly for CCP2 operation, regardless of where it is located.

FIGURE 17-1: CCP AND TIMER INTERCONNECT CONFIGURATIONS




Timer1 is used for all Capture and Compare operations for all CCP modules. Timer2 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

Timer3 and Timer4 are not available.




Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 only (depending on selected mode).

All other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes.



Timer1 and Timer2 are used for Capture and Compare or PWM operations for ECCP1 and ECCP2 only (depending on the mode selected for each module). Both modules may use a timer as a common time base if they are both in Capture/Compare or PWM modes.

The other modules use either Timer3 or Timer4. Modules may share either timer resource as a common time base if they are in Capture/Compare or PWM modes.



Timer3 is used for all Capture and Compare operations for all CCP modules. Timer4 is used for PWM operations for all CCP modules. Modules may share either timer resource as a common time base.

Timer1 and Timer2 are not available.

17.2 Capture Mode

In Capture mode, the CCPRxH:CCPRxL register pair captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on the corresponding CCPx pin. An event is defined as one of the following:

- · every falling edge
- · every rising edge
- · every 4th rising edge
- · every 16th rising edge

The event is selected by the mode select bits, CCPxM3:CCPxM0 (CCPxCON<3:0>). When a capture is made, the interrupt request flag bit, CCPxIF, is set; it must be cleared in software. If another capture occurs before the value in register CCPRx is read, the old captured value is overwritten by the new captured value.

17.2.1 CCP PIN CONFIGURATION

In Capture mode, the appropriate CCPx pin should be configured as an input by setting the corresponding TRIS direction bit.

Note: If a CCPx pin is configured as an output, a write to the port can cause a capture condition.

17.2.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation will not work. The timer to be used with each CCP module is selected in the T3CON register (see Section 17.1.1 "CCP Modules and Timer Resources").

17.2.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep the CCPxIE interrupt enable bit clear to avoid false interrupts. The interrupt flag bit, CCPxIF, should also be cleared following any such change in Operating mode.

17.2.4 CCP PRESCALER


There are four prescaler settings in Capture mode; they are specified as part of the Operating mode selected by the mode select bits (CCPxM3:CCPxM0). Whenever the CCP module is turned off or Capture mode is disabled, the prescaler counter is cleared. This means that any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 17-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 17-1: CHANGING BETWEEN CAPTURE PRESCALERS (CCP5 SHOWN)

```
CLRF CCP5CON ; Turn CCP module off
MOVLW NEW_CAPT_PS ; Load WREG with the
; new prescaler mode
; value and CCP ON
MOVWF CCP5CON ; Load CCP5CON with
; this value
```

FIGURE 17-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



17.3 Compare Mode

In Compare mode, the 16-bit CCPRx register value is constantly compared against either the TMR1 or TMR3 register pair value. When a match occurs, the CCPx pin can be:

- · driven high
- · driven low
- toggled (high-to-low or low-to-high)
- remain unchanged (that is, reflects the state of the I/O latch)

The action on the pin is based on the value of the mode select bits (CCPxM3:CCPxM0). At the same time, the interrupt flag bit, CCPxIF, is set.

17.3.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRIS bit.

Note:

Clearing the CCPxCON register will force the compare output latch (depending on device configuration) to the default low level. This is not the PORT I/O data latch.

17.3.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

17.3.3 SOFTWARE INTERRUPT MODE

When the Generate Software Interrupt mode is chosen (CCPxM3:CCPxM0 = 1010), the corresponding CCPx pin is not affected. Only a CCP interrupt is generated, if enabled and the CCPxIE bit is set.

17.3.4 SPECIAL EVENT TRIGGER

All CCP modules are equipped with a special event trigger. This is an internal hardware signal generated in Compare mode to trigger actions by other modules. The special event trigger is enabled by selecting the Compare Special Event Trigger mode (CCPxM3:CCPxM0 = 1011).

For all CCP modules, the special event trigger resets the timer register pair for whichever timer resource is currently assigned as the module's time base. This allows the CCPRx registers to serve as a programmable period register for either timer.

The ECCP2 special event trigger can also start an A/D conversion. In order to do this, the A/D converter must already be enabled.

FIGURE 17-3: COMPARE MODE OPERATION BLOCK DIAGRAM




TABLE 17-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, TIMER1 AND TIMER3

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	56	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60	
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60	
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60	
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60	
PIE3	SSP2IE	P2IE BCL2IE RC2IE TX2IE TMR4IE CCP5IE CCP4IE CCP3IE						60		
IPR3	SSP2IP	SSP2IP BCL2IP RC2IP TX2IP TMR4IP CCP5IP CCP4IP CCP3IP								
TRISB	PORTB Da	PORTB Data Direction Control Register								
TRISC	PORTC Da	ata Direction	Control Re	gister					60	
TRISE	PORTE Da	ata Direction	Control Re	gister					60	
TRISG	_	_	_	Data Direct	tion Control	Register for	PORTG		60	
TRISH	PORTH Da	ata Direction	Control Re	gister					60	
TMR1L	Timer1 Re	gister, Low E	Byte						58	
TMR1H	Timer1 Re	gister, High I	Byte						58	
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	58	
TMR3H	Timer3 Reg	gister, High I	Byte						59	
TMR3L	Timer3 Reg	gister, Low E	Byte						59	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	59	
CCPR1L	Capture/Co	ompare/PWI	M Register	1, Low Byte					59	
CCPR1H	Capture/Co	ompare/PWI	M Register	1, High Byte)				59	
CCP1CON	P1M1	P1M0	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	59	
CCPR2L	Capture/Co	ompare/PWI	M Register 2	2, Low Byte					59	
CCPR2H	Capture/Compare/PWM Register 2, High Byte									
CCP2CON	P2M1 P2M0 DC2B1 DC2B0 CCP2M3 CCP2M2 CCP2M1 CCP2M0							59		
CCP3CON	P3M1	P3M0	DC3B1	DC3B0	ССР3М3	CCP3M2	CCP3M1	CCP3M0	59	
CCP4CON	_	_	DC4B1	DC4B0	CCP4M3	CCP4M2	CCP4M1	CCP4M0	61	
CCP5CON			DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	61	

Legend: — = unimplemented, read as '0'. Shaded cells are not used by Capture/Compare, Timer1 or Timer3.

17.4 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCPx pin produces up to a 10-bit resolution PWM output. Since the CCP4 and CCP5 pins are multiplexed with a PORTG data latch, the appropriate TRISG bit must be cleared to make the CCP4 or CCP5 pin an output.

Note: Clearing the CCP4CON or CCP5CON register will force the RG3 or RG4 output latch (depending on device configuration) to the default low level. This is not the PORTG I/O data latch.

Figure 17-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up a CCP module for PWM operation, see **Section 17.4.3** "**Setup for PWM Operation**".

FIGURE 17-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 17-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 17-5: PWM OUTPUT



17.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 (PR4) register. The PWM period can be calculated using the following formula:

EQUATION 17-1:

PWM Period = $[(PR2) + 1] \cdot 4 \cdot TOSC \cdot$ (TMR2 Prescale Value)

PWM frequency is defined as 1/[PWM period].

When TMR2 (TMR4) is equal to PR2 (PR4), the following three events occur on the next increment cycle:

- TMR2 (TMR4) is cleared
- The CCPx pin is set (exception: if PWM duty cycle = 0%, the CCPx pin will not be set)
- The PWM duty cycle is latched from CCPRxL into CCPRxH

Note: The Timer2 and Timer 4 postscalers (see Section 14.0 "Timer2 Module" and Section 16.0 "Timer4 Module") are not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

17.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPRxL register and to the CCPxCON<5:4> bits. Up to 10-bit resolution is available. The CCPRxL contains the eight MSbs and the CCPxCON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:CCPxCON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

EQUATION 17-2:

PWM Duty Cycle = (CCPRxL:CCPxCON<5:4>) • Tosc • (TMR2 Prescale Value)

CCPRxL and CCPxCON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPRxH until after a match between PR2 (PR4) and TMR2 (TMR4) occurs (i.e., the period is complete). In PWM mode, CCPRxH is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation.

When the CCPRxH and 2-bit latch match TMR2 (TMR4), concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 (TMR4) prescaler, the CCPx pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

EQUATION 17-3:

PWM Resolution (max) =
$$\frac{\log(\frac{FOSC}{FPWM})}{\log(2)}$$
bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCPx pin will not be cleared.

17.4.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 (PR4) register.
- Set the PWM duty cycle by writing to the CCPRxL register and CCPxCON<5:4> bits.
- 3. Make the CCPx pin an output by clearing the appropriate TRIS bit.
- Set the TMR2 (TMR4) prescale value, then enable Timer2 (Timer4) by writing to T2CON (T4CON).
- 5. Configure the CCPx module for PWM operation.

TABLE 17-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

TABLE 17-4: REGISTERS ASSOCIATED WITH PWM, TIMER2 AND TIMER4

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	57	
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	56	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	PSPIP ADIP RC1IP TX1IP SSP1IP CCP1IP TMR2IP TMR1IP						60		
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60	
PIE3	SSP2IE	BCL2IF	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	60	
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	60	
TMR2	Timer2 Re	Timer2 Register								
PR2	Timer2 Pe	riod Register							58	
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	58	
TMR4	Timer4 Re	gister							61	
PR4	Timer4 Pe	riod Register							61	
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	61	
CCPR1L	Capture/C	ompare/PW	M Register 1	, Low Byte					59	
CCPR1H	Capture/C	ompare/PW	M Register 1	, High Byte					59	
CCPR2L	Capture/C	ompare/PW	M Register 2	2, Low Byte					59	
CCPR2H	Capture/C	ompare/PW	M Register 2	, High Byte					59	
CCP4CON	_	- DC4B1 DC4B0 CCP4M3 CCP4M2 CCP4M1 CCP4M0							61	
CCP5CON			DC5B1	DC5B0	CCP5M3	CCP5M2	CCP5M1	CCP5M0	61	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM, Timer2 or Timer4.

18.0 ENHANCED CAPTURE/ COMPARE/PWM (ECCP) MODULE

In PIC18F6627/6722/8627/8722 devices, ECCP1, ECCP2 and ECCP3 are implemented as a standard CCP module with enhanced PWM capabilities. These include the provision for 2 or 4 output channels, user selectable polarity, dead-band control and automatic shutdown and restart. The enhanced features are discussed in detail in **Section 18.4 "Enhanced PWM Mode"**. Capture, Compare and single-output PWM functions of the ECCP module are the same as described for the standard CCP module.

The control register for the enhanced CCP module is shown in Register 18-1. It differs from the CCPxCON registers in PIC18F6627/6722/8627/8722 devices in that the two Most Significant bits are implemented to control PWM functionality. In addition to the expanded range of modes available through the ECCPxCON register, the ECCP modules each have two additional features associated with enhanced PWM operation and Auto-Shutdown features. They are:

- ECCPxDEL (Dead Band delay)
- ECCPxAS (Auto-Shutdown configuration)

REGISTER 18-1: ECCPxCON: ENHANCED CCP CONTROL REGISTER (ECCP1, ECCP2 AND ECCP3 MODULES)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

bit 7-6 PxM1:PxM0: Enhanced PWM Output Configuration bits

If CCPxM3:CCPxM2 = 00, 01, 10:

xx = PxA assigned as Capture/Compare input/output; PxB, PxC, PxD assigned as port pins If CCPxM3:CCPxM2 = 11:

00 = Single output: PxA modulated, PxB, PxC, PxD assigned as port pins

01 = Full-bridge output forward: P1D modulated; P1A active; P1B, P1C inactive

10 = Half-bridge output: P1A, P1B modulated with dead-band control; P1C, P1D assigned as port pins

11 = Full-bridge output reverse: P1B modulated; P1C active; P1A, P1D inactive

bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit 1 and bit 0

Capture mode:

Unused.

Compare mode:

Unused.

PWM mode:

These bits are the two LSbs of the 10-bit PWM duty cycle. The eight MSbs of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: Enhanced CCP Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0001 = Reserved

0010 = Compare mode, toggle output on match

0011 = Capture mode

0100 = Capture mode, every falling edge

0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, initialize CCP pin low, set output on compare match (set CCPxIF)

1001 = Compare mode, initialize CCP pin high, clear output on compare match (set CCPxIF)

1010 = Compare mode, generate software interrupt only, CCP pin reverts to I/O state

1011 = Compare mode, trigger special event (ECCP resets TMR1 or TMR3, sets CCPxIF bit,

ECCP2 trigger starts A/D conversion if A/D module is enabled)

1100 = PWM mode; PxA, PxC active-high; PxB, PxD active-high

1101 = PWM mode; PxA, PxC active-high; PxB, PxD active-low

1110 = PWM mode; PxA, PxC active-low; PxB, PxD active-high

1111 = PWM mode; PxA, PxC active-low; PxB, PxD active-low

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

18.1 ECCP Outputs and Configuration

Each of the enhanced CCP modules may have up to four PWM outputs, depending on the selected operating mode. These outputs, designated PxA through PxD, are multiplexed with various I/O pins. Some ECCP pin assignments are constant, while others change based on device configuration. For those pins that do change, the controlling bits are:

- CCP2MX configuration bit (CONFIG3H<0>)
- ECCPMX configuration bit (CONFIG3H<1>)
- Program Memory mode (set by configuration bits CONFIG3L<1:0>)

The pin assignments for the enhanced CCP modules are summarized in Table 18-1, Table 18-2 and Table 18-3. To configure the I/O pins as PWM outputs, the proper PWM mode must be selected by setting the PxMx and CCPxMx bits (ECCPxCON<7:6> and <3:0>, respectively). The appropriate TRIS direction bits for the corresponding port pins must also be set as outputs.

18.1.1 USE OF CCP4 AND CCP5 WITH ECCP1 AND ECCP3

Only the ECCP2 module has four dedicated output pins available for use. Assuming that the I/O ports or other multiplexed functions on those pins are not needed, they may be used whenever needed without interfering with any other CCP module.

ECCP1 and ECCP3, on the other hand, only have three dedicated output pins: CCPx/P3A, PxB, and PxC. Whenever these modules are configured for Quad PWM mode, the pin used for CCP4 or CCP5 takes priority over the D output pins for ECCP3 and ECCP1, respectively.

18.1.2 ECCP MODULE OUTPUTS, PROGRAM MEMORY MODES, AND EMB ADDRESS BUS WIDTH

For PIC18F8627/8722 devices, the Program Memory mode of the device (Section 7.2 "Address and Data Width" and Section 7.4 "Program Memory Modes and the External Memory Bus") impacts both pin multiplexing and the operation of the module.

The ECCP2 input/output (CCP2/P2A) can be multiplexed to one of three pins. By default, this is RC1 for all devices; in this case, the default is when CCP2MX is set and the device is operating in Microcontroller mode. With PIC18F8627/8722 devices, three other options exist. When CCP2MX is not set (= 0) and the device is in Microcontroller mode, CCP2/P2A is multiplexed to RE7; in all other program memory modes, it is multiplexed to RB3.

Another option is for ECCPMX to be set while the device is operating in one of the three other program memory modes. In this case, ECCP1 and ECCP3 operate as compatible (i.e., single output) CCP modules. The pins used by their other outputs (PxB through PxD) are available for other multiplexed functions. ECCP2 continues to operate as an enhanced CCP module regardless of the program memory mode.

The final option is for the ABW<1:0> configuration bits which select 8, 12, 16 or 20-bit EMB addressing. Pins not assigned to EMB address pins are available for peripheral or port functions.

TABLE 18-1: PIN CONFIGURATIONS FOR ECCP1

ECCP Mode	CCP1CON Configuration	RC2	RE6	RE5	RG4	RH7	RH6		
		All I	PIC18F6627/67	'22 devices:					
Compatible CCP	00xx 11xx	CCP1	RE6	RE5	RG4/CCP5	N/A	N/A		
Dual PWM	10xx 11xx	P1A	P1B	RE5	RG4/CCP5	N/A	N/A		
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D/CCP5 ⁽¹⁾	N/A	N/A		
PIC18F8627/8722 devices, ECCPMX = 1, Microcontroller mode:									
Compatible CCP	00xx 11xx	CCP1	RE6	RE5	RG4/CCP5	RH7/AN15	RH6/AN14		
Dual PWM	10xx 11xx	P1A	P1B	RE5	RG4/CCP5	RH7/AN15	RH6/AN14		
Quad PWM	x1xx 11xx	P1A	P1B	P1C	P1D/CCP5 ⁽¹⁾	RH7/AN15	RH6/AN14		
	PIC18F	8627/8722 de	vices, ECCPM	X = 0, Microco	ntroller mode	:			
Compatible CCP	00xx 11xx	CCP1	RE6	RE5	RG4/CCP5	RH7/AN15	RH6/AN14		
Dual PWM	10xx 11xx	P1A	RE6	RE5	RG4/CCP5	P1B	RH6/AN14		
Quad PWM	x1xx 11xx	P1A	RE6	RE5	P1D/CCP5 ⁽¹⁾	P1B	P1C		
	PIC18F8627/8	3722 devices,	ECCPMX = 1,	all other Prog	ram Memory n	nodes:			
Compatible CCP	00xx 11xx	CCP1	AD14 ⁽²⁾	AD13 ⁽²⁾	RG4/CCP5	RH7/AN15	RH6/AN14		
Dual PWM	10xx 11xx	P1A	P1B/AD14 ⁽²⁾	AD13 ⁽²⁾	RG4/CCP5	RH7/AN15	RH6/AN14		
Quad PWM	x1xx 11xx	P1A	P1B/AD14 ⁽²⁾	P1C/AD13 ⁽²⁾	P1D/CCP5 ⁽¹⁾	RH7/AN15	RH6/AN14		
	PIC18F8627/8	3722 devices,	ECCPMX = 0,	all other Prog	ram Memory n	nodes:			
Compatible CCP	00xx 11xx	CCP1	AD14 ⁽²⁾	AD13 ⁽²⁾	RG4/CCP5	RH7/AN15	RH6/AN14		
Dual PWM	10xx 11xx	P1A	AD14 ⁽²⁾	AD13 ⁽²⁾	RG4/CCP5	P1B	RH6/AN14		
Quad PWM	x1xx 11xx	P1A	AD14 ⁽²⁾	AD13 ⁽²⁾	P1D/CCP5 ⁽¹⁾	P1B	P1C		

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP1 in a given mode.

Note 1: With ECCP1 in Quad PWM mode, CCP5's output overrides P1D.

^{2:} The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

TABLE 18-2: PIN CONFIGURATIONS FOR ECCP2

ECCP Mode	CCP2CON Configuration	RB3	RC1	RE7	RE2	RE1	RE0	
		All PIC18F	6627/6722 dev	ices, CCP2MX	X = 1:			
Compatible CCP	00xx 11xx	RB3/INT3	CCP2	RE7	RE2	RE1	RE0	
Dual PWM	10xx 11xx	RB3/INT3	P2A	RE7	P2B	RE1	RE0	
Quad PWM	x1xx 11xx	RB3/INT3	P2A	RE7	P2B	P2C	P2D	
		All Pic	18F6627/6722	CCP2MX = 0				
Compatible CCP	00xx 11xx	RB3/INT3	RC1/T1OSI	CCP2	RE2	RE1	RE0	
Dual PWM	10xx 11xx	RB3/INT3	RC1/T1OSI	P2A	P2B	RE1	RE0	
Quad PWM	x1xx 11xx	RB3/INT3	RC1/T1OSI	P2A	P2B	P2C	P2D	
PIC18F8627/8722 devices, CCP2MX = 1, Microcontroller mode:								
Compatible CCP	00xx 11xx	RB3/INT3	CCP2	RE7	RE2	RE1	RE0	
Dual PWM	10xx 11xx	RB3/INT3	P2A	RE7	P2B	RE1	RE0	
Quad PWM	x1xx 11xx	RB3/INT3	P2A	RE7	P2B	P2C	P2D	
	PIC18F	8627/8722 de	vices, CCP2M	X = 0, Microco	ntroller mode	:		
Compatible CCP	00xx 11xx	RB3/INT3	RC1/T1OSCI	CCP2	RE2	RE1	RE0	
Dual PWM	10xx 11xx	RB3/INT3	RC1/T1OSCI	P2A	P2B	RE1	RE0	
Quad PWM	x1xx 11xx	RB3/INT3	RC1/T1OSCI	P2A	P2B	P2C	P2D	
	PIC18F8627/8	3722 devices,	CCP2MX = 1,	all other Prog	ram Memory n	nodes:		
Compatible CCP	00xx 11xx	RB3/INT3	CCP2	AD15 ⁽¹⁾	AD10 ⁽¹⁾	AD9 ⁽¹⁾	AD8 ⁽¹⁾	
Dual PWM	10xx 11xx	RB3/INT3	P2A	AD15 ⁽¹⁾	P2B/AD10 ⁽¹⁾	AD9 ⁽¹⁾	AD8 ⁽¹⁾	
Quad PWM	x1xx 11xx	RB3/INT3	P2A	AD15 ⁽¹⁾	P2B/AD10 ⁽¹⁾	P2C/AD9 ⁽¹⁾	P2D/AD8 ⁽¹⁾	
	PIC18F8627/8	3722 devices,	CCP2MX = 0,	all other Prog	ram Memory n	nodes:		
Compatible CCP	00xx 11xx	CCP2	RC1/T1OSCI	AD15 ⁽¹⁾	AD10 ⁽¹⁾	AD9 ⁽¹⁾	AD8 ⁽¹⁾	
Dual PWM	10xx 11xx	P2A	RC1/T1OSCI	AD15 ⁽¹⁾	P2B/AD10 ⁽¹⁾	AD9 ⁽¹⁾	AD8 ⁽¹⁾	
Quad PWM	x1xx 11xx	P2A	RC1/T1OSCI	AD15 ⁽¹⁾	P2B/AD10 ⁽¹⁾	P2C/AD9 ⁽¹⁾	P2D/AD8 ⁽¹⁾	

Legend: x = Don't care. Shaded cells indicate pin assignments not used by ECCP2 in a given mode.

Note 1: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

TABLE 18-3: PIN CONFIGURATIONS FOR ECCP3

ECCP Mode	CCP3CON Configuration	RG0	RE4	RE3	RG3	RH5	RH4		
		All l	PIC18F6627/67	'22 devices:					
Compatible CCP	00xx 11xx	CCP3	RE4	RE3	RG3/CCP4	N/A	N/A		
Dual PWM	10xx 11xx	РЗА	P3B	RE3	RG3/CCP4	N/A	N/A		
Quad PWM	x1xx 11xx	P3A	P3B	P3C	P3D/CCP4 ⁽¹⁾	N/A	N/A		
PIC18F8627/8722 devices, ECCPMX = 1, Microcontroller mode:									
Compatible CCP	00xx 11xx	CCP3	RE4	RE3	RG3/CCP4	RH5/AN13	RH4/AN12		
Dual PWM	10xx 11xx	РЗА	P3B	RE3	RG3/CCP4	RH5/AN13	RH4/AN12		
Quad PWM	x1xx 11xx	P3A	P3B	P3C	P3D/CCP4 ⁽¹⁾	RH5/AN13	RH4/AN12		
	PIC18F	8627/8722 de	vices, ECCPM	X = 0, Microco	ntroller mode	:			
Compatible CCP	00xx 11xx	CCP3	RE4	RE3	RG3/CCP4	RH5/AN13	RH4/AN12		
Dual PWM	10xx 11xx	РЗА	RE4	RE3	RG3/CCP4	P3B	RH4/AN12		
Quad PWM	x1xx 11xx	P3A	RE4	RE3	P3D/CCP4 ⁽¹⁾	P3B	P3C		
	PIC18F8627/8	3722 devices,	ECCPMX = 1,	all other Prog	ram Memory n	nodes:			
Compatible CCP	00xx 11xx	CCP3	AD12 ⁽²⁾	AD10 ⁽²⁾	RG3/CCP4	RH5/AN13	RH4/AN12		
Dual PWM	10xx 11xx	РЗА	P3B/AD12 ⁽²⁾	AD10 ⁽²⁾	RG3/CCP4	RH5/AN13	RH4/AN12		
Quad PWM	x1xx 11xx	P3A	P3B/AD12 ⁽²⁾	P3C/AD10 ⁽¹⁾	P3D/CCP4 ⁽¹⁾	RH5/AN13	RH4/AN12		
	PIC18F8627/8	3722 devices,	ECCPMX = 0,	all other Prog	ram Memory n	nodes:			
Compatible CCP	00xx 11xx	CCP3	AD12 ⁽²⁾	AD10 ⁽²⁾	RG3/CCP4	RH5/AN13	RH4/AN12		
Dual PWM	10xx 11xx	P3A	AD12 ⁽²⁾	AD10 ⁽²⁾	RG3/CCP4	P3B	RH4/AN12		
Quad PWM	x1xx 11xx	P3A	AD12 ⁽²⁾	AD10 ⁽²⁾	P3D/CCP4 ⁽¹⁾	P3B	P3C		

Legend: x = Don't care, N/A = Not available. Shaded cells indicate pin assignments not used by ECCP3 in a given mode.

Note 1: With ECCP3 in Quad PWM mode, CCP4's output overrides P3D.

2: The EMB address bus width will determine whether the pin will perform an EMB or port/peripheral function.

18.1.3 ECCP MODULES AND TIMER RESOURCES

Like the standard CCP modules, the ECCP modules can utilize Timers 1, 2, 3 or 4, depending on the mode selected. Timer1 and Timer3 are available for modules in Capture or Compare modes, while Timer2 and Timer4 are available for modules in PWM mode. Additional details on timer resources are provided in Section 17.1.1 "CCP Modules and Timer Resources".

18.2 Capture and Compare Modes

With the exception of the special event trigger discussed below, the Capture and Compare modes of the ECCP modules are identical in operation to that of CCP4. These are discussed in detail in Section 17.2 "Capture Mode" and Section 17.3 "Compare Mode".

18.2.1 SPECIAL EVENT TRIGGER

The special event trigger output of ECCPx resets the TMR1 or TMR3 register pair, depending on which timer resource is currently selected. This allows the CCPRx register to effectively be a 16-bit programmable period register for Timer1 or Timer3.

18.3 Standard PWM Mode

When configured in Single Output mode, the ECCP module functions identically to the standard CCP module in PWM mode as described in **Section 17.4** "**PWM Mode**". This is also sometimes referred to as "Compatible CCP" mode as in Tables 18-1 through 18-3.

Note: When setting up single output PWM operations, users are free to use either of the processes described in Section 17.4.3 "Setup for PWM Operation" or Section 18.4.9 "Setup for PWM Operation". The latter is more generic, but will work for either single or multi-output PWM.

18.4 Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM output options for a broader range of control applications. The module is a backward compatible version of the standard CCP module and offers up to four outputs, designated PxA through PxD. Users are also able to select the polarity of the signal (either active-high or active-low). The module's Output mode and polarity are configured by setting the PxM1:PxM0 and CCPxM3CCPxM0 bits of the ECCPxCON register (ECCPxCON<7:6> and ECCPxCON<3:0>, respectively).

For the sake of clarity, Enhanced PWM mode operation is described generically throughout this section with respect to ECCP1 and TMR2 modules. Control register names are presented in terms of ECCP1. All three enhanced modules, as well as the two timer resources, can be used interchangeably and function identically. TMR2 or TMR4 can be selected for PWM operation by selecting the proper bits in T3CON.

Figure 18-1 shows a simplified block diagram of PWM operation. All control registers are double-buffered and are loaded at the beginning of a new PWM cycle (the period boundary when Timer2 resets) in order to prevent glitches on any of the outputs. The exception is the PWM delay register, ECCP1DEL, which is loaded at either the duty cycle boundary or the boundary period (whichever comes first). Because of the buffering, the module waits until the assigned timer resets instead of starting immediately. This means that enhanced PWM waveforms do not exactly match the standard PWM waveforms, but are instead offset by one full instruction cycle (4 Tosc).

As before, the user must manually configure the appropriate TRIS bits for output.

18.4.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the equation:


PWM frequency is defined as 1/[PWM period]. When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is copied from CCPR1L into CCPR1H

Note:

The Timer2 postscaler (see Section 14.0 "Timer2 Module") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

FIGURE 18-1: SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE



18.4.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPRxL:ECCPxCON<5:4>. The PWM duty cycle is calculated by the equation:

CCPR1L and CCP1CON<5:4> can be written to at any time but the duty cycle value is not copied into CCPR1H until a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPRxH register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitchless PWM operation. When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or two bits of the TMR2 prescaler, the CCP1 pin is cleared. The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

TABLE 18-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	FFh	FFh	FFh	3Fh	1Fh	17h
Maximum Resolution (bits)	10	10	10	8	7	6.58

18.4.3 PWM OUTPUT CONFIGURATIONS


The P1M1:P1M0 bits in the CCP1CON register allow one of four configurations:

- Single Output
- · Half-Bridge Output
- · Full-Bridge Output, Forward mode
- Full-Bridge Output, Reverse mode

The Single Output mode is the standard PWM mode discussed in **Section 18.4 "Enhanced PWM Mode"**. The Half-Bridge and Full-Bridge Output modes are covered in detail in the sections that follow.

The general relationship of the outputs in all configurations is summarized in Figure 18-2.

FIGURE 18-2: PWM OUTPUT RELATIONSHIPS (ACTIVE-HIGH STATE)



Relationships:

- Period = 4 * Tosc * (PR2 + 1) * (TMR2 prescale value)
- Duty Cycle = Tosc * (CCPR1L<7:0>:CCP1CON<5:4>) * (TMR2 prescale value)
- Delay = 4 * Tosc * (ECCP1DEL<6:0>)

Note 1: Dead-band delay is programmed using the ECCP1DEL register (Section 18.4.6 "Programmable Dead-Band Delay").

© 2004 Microchip Technology Inc.




FIGURE 18-3: PWM OUTPUT RELATIONSHIPS (ACTIVE-LOW STATE)


18.4.4 HALF-BRIDGE MODE


In the Half-Bridge Output mode, two pins are used as outputs to drive push-pull loads. The PWM output signal is output on the P1A pin, while the complementary PWM output signal is output on the P1B pin (Figure 18-4). This mode can be used for half-bridge applications, as shown in Figure 18-5, or for full-bridge applications, where four power switches are being modulated with two PWM signals.

In Half-Bridge Output mode, the programmable dead-band delay can be used to prevent shoot-through current in half-bridge power devices. The value of bits PDC6:PDC0 sets the number of instruction cycles before the output is driven active. If the value is greater than the duty cycle, the corresponding output remains inactive during the entire cycle. See **Section 18.4.6** "**Programmable Dead-Band Delay**" for more details on dead-band delay operations.

The P1A and P1B outputs are multiplexed with the PORTC<2> and PORTE<6> data latches. Alternatively, P1B can be assigned to PORTH<7> by programming the ECCPMX configuration bit to 0. See Table 18-1, Table 18-2 and Table 18-3 for more information. The associated TRIS bit must be cleared to configure P1A and P1B as outputs.

FIGURE 18-4: HALF-BRIDGE PWM OUTPUT






18.4.5 FULL-BRIDGE MODE

In Full-Bridge Output mode, four pins are used as outputs; however, only two outputs are active at a time. In the Forward mode, pin P1A is continuously active and pin P1D is modulated. In the Reverse mode, pin P1C is continuously active and pin P1B is modulated. These are illustrated in Figure 18-6.

P1A, P1B, P1C and P1D outputs are multiplexed with the PORTC<2>, PORTE<6:5> and PORTG<4> data latches. Alternatively, P1B and P1C can be assigned to PORTH<7> and PORTH<6> respectively by programming the ECCPMX configuration bit to 0. See Table 18-1, Table 18-2 and Table 18-3 for more information. The associated bits must be cleared to make the P1A, P1B, P1C and P1D pins outputs.

FIGURE 18-6: FULL-BRIDGE PWM OUTPUT






FIGURE 18-7: EXAMPLE OF FULL-BRIDGE APPLICATION

18.4.5.1 Direction Change in Full-Bridge Mode

In the Full-Bridge Output mode, the P1M1 bit in the CCP1CON register allows users to control the forward/reverse direction. When the application firmware changes this direction control bit, the module will assume the new direction on the next PWM cycle.

Just before the end of the current PWM period, the modulated outputs (P1B and P1D) are placed in their inactive state, while the unmodulated outputs (P1A and P1C) are switched to drive in the opposite direction. This occurs in a time interval of (4 Tosc * (Timer2 Prescale value)) before the next PWM period begins. The Timer2 prescaler will be either 1, 4 or 16, depending on the value of the T2CKPSx bit (T2CON<1:0>). During the interval from the switch of the unmodulated outputs to the beginning of the next period, the modulated outputs (P1B and P1D) remain inactive. This relationship is shown in Figure 18-8.

Note that in the Full-Bridge Output mode, the ECCP1 module does not provide any dead-band delay. In general, since only one output is modulated at all times, dead-band delay is not required. However, there is a situation where a dead-band delay might be required. This situation occurs when both of the following conditions are true:

- The direction of the PWM output changes when the duty cycle of the output is at or near 100%.
- The turn off time of the power switch, including the power device and driver circuit, is greater than the turn on time.


Figure 18-9 shows an example where the PWM direction changes from forward to reverse at a near 100% duty cycle. At time t1, the output P1A and P1D become inactive, while output P1C becomes active. In this example, since the turn off time of the power devices is longer than the turn on time, a shoot-through current may flow through power devices QC and QD (see Figure 18-7) for the duration of 't'. The same phenomenon will occur to power devices QA and QB for PWM direction change from reverse to forward.

If changing PWM direction at high duty cycle is required for an application, one of the following requirements must be met:

- 1. Reduce PWM for a PWM period before changing directions.
- Use switch drivers that can drive the switches off faster than they can drive them on.

Other options to prevent shoot-through current may exist.


FIGURE 18-8: PWM DIRECTION CHANGE



Note 1: The direction bit in the ECCP1 Control register (CCP1CON<7>) is written any time during the PWM cycle.

2: When changing directions, the P1A and P1C signals switch before the end of the current PWM cycle at intervals of 4 Tosc, 16 Tosc or 64 Tosc, depending on the Timer2 prescaler value. The modulated P1B and P1D signals are inactive at this time.

FIGURE 18-9: PWM DIRECTION CHANGE AT NEAR 100% DUTY CYCLE⁽¹⁾



18.4.6 PROGRAMMABLE DEAD-BAND DELAY

In half-bridge applications where all power switches are modulated at the PWM frequency at all times, the power switches normally require more time to turn off than to turn on. If both the upper and lower power switches are switched at the same time (one turned on, and the other turned off), both switches may be on for a short period of time until one switch completely turns off. During this brief interval, a very high current (shoot-through current) may flow through both power switches, shorting the bridge supply. To avoid this potentially destructive shoot-through current from flowing during switching, turning on either of the power switches is normally delayed to allow the other switch to completely turn off.

In the Half-Bridge Output mode, a digitally programmable dead-band delay is available to avoid shoot-through current from destroying the bridge power switches. The delay occurs at the signal transition from the non-active state to the active state. See Figure 18-4 for illustration. The lower seven bits of the ECCPxDEL register (Register 18-2) set the delay period in terms of microcontroller instruction cycles (Tcy or 4 Tosc).

18.4.7 ENHANCED PWM AUTO-SHUTDOWN

When the ECCP is programmed for any of the enhanced PWM modes, the active output pins may be configured for Auto-Shutdown. Auto-Shutdown immediately places the enhanced PWM output pins into a defined shutdown state when a shutdown event occurs.

A shutdown event can be caused by either of the two comparator modules or the FLT0 pin (or any combination of these three sources). The comparators may be used to monitor a voltage input proportional to a current being monitored in the bridge circuit. If the voltage exceeds a threshold, the comparator switches state and triggers a shutdown. Alternatively, a digital signal on the FLT0 pin can also trigger a shutdown. The Auto-Shutdown feature can be disabled by not selecting any auto-shutdown sources. The auto-shutdown sources to be used are selected using ECCP1AS2:ECCP1AS0 bits (bits<6:4> the ECCP1AS register).

When a shutdown occurs, the output pins are asynchronously placed in their shutdown states, specified by the PSS1AC1:PSS1AC0 and PSS1BD1:PSS1BD0 bits (ECCP1AS3:ECCP1AS0). Each pin pair (P1A/P1C and P1B/P1D) may be set to drive high, drive low or be tri-stated (not driving). The ECCP1ASE bit (ECCP1AS<7>) is also set to hold the enhanced PWM outputs in their shutdown states.

The ECCP1ASE bit is set by hardware when a shutdown event occurs. If automatic restarts are not enabled, the ECCPASE bit is cleared by firmware when the cause of the shutdown clears. If automatic restarts are enabled, the ECCPASE bit is automatically cleared when the cause of the Auto-Shutdown has cleared.

If the ECCPASE bit is set when a PWM period begins, the PWM outputs remain in their shutdown state for that entire PWM period. When the ECCPASE bit is cleared, the PWM outputs will return to normal operation at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

REGISTER 18-2: ECCPxDEL: PWM CONFIGURATION REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0
bit 7							bit 0

bit 7 PxRSEN: PWM Restart Enable bit

1 = Upon Auto-Shutdown, the ECCPxASE bit clears automatically once the shutdown event goes away; the PWM restarts automatically

0 = Upon Auto-Shutdown, ECCPxASE must be cleared in software to restart the PWM

bit 6-0 PxDC6:PxDC0: PWM Delay Count bits

Delay time, in number of Fosc/4 (4*Tosc) cycles, between the scheduled and actual time for a PWM signal to transition to active.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 18-3: ECCPxAS: ENHANCED CCP AUTO-SHUTDOWN CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0
bit 7							bit 0

bit 7 **ECCPxASE:** ECCP Auto-Shutdown Event Status bit

0 = ECCP outputs are operating

1 = A shutdown event has occurred; ECCP outputs are in shutdown state

bit 6-4 ECCPxAS2:ECCPxAS0: ECCP Auto-Shutdown Source Select bits

000 = Auto-Shutdown is disabled 001 = Comparator 1 output 010 = Comparator 2 output

011 = Either Comparator 1 or 2

100 = FLT0

101 = FLT0 or Comparator 1 110 = FLT0 or Comparator 2

111 = FLT0 or Comparator 1 or Comparator 2

bit 3-2 PSSxAC1:PSSxAC0: Pin A and C Shutdown State Control bits

00 = Drive Pins A and C to '0' 01 = Drive Pins A and C to '1' 1x = Pins A and C tri-state

bit 1-0 PSSxBD1:PSSxBD0: Pin B and D Shutdown State Control bits

00 = Drive Pins B and D to '0' 01 = Drive Pins B and D to '1' 1x = Pins B and D tri-state

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

18.4.7.1 Auto-Shutdown and Automatic Restart

The Auto-Shutdown feature can be configured to allow automatic restarts of the module following a shutdown event. This is enabled by setting the P1RSEN bit of the ECCP1DEL register (ECCP1DEL<7>).

In Shutdown mode with PRSEN = 1 (Figure 18-10), the ECCPASE bit will remain set for as long as the cause of the shutdown continues. When the shutdown condition clears, the ECCP1ASE bit is cleared. If PRSEN = 0 (Figure 18-11), once a shutdown condition occurs, the ECCP1ASE bit will remain set until it is cleared by firmware. Once ECCP1ASE is cleared, the enhanced PWM will resume at the beginning of the next PWM period.

Note: Writing to the ECCPASE bit is disabled while a shutdown condition is active.

Independent of the P1RSEN bit setting, if the auto-shutdown source is one of the comparators, the shutdown condition is a level. The ECCP1ASE bit cannot be cleared as long as the cause of the shutdown persists.

The Auto-Shutdown mode can be forced by writing a '1' to the ECCPASE bit.

18.4.8 START-UP CONSIDERATIONS

When the ECCP module is used in the PWM mode, the application hardware must use the proper external pull-up and/or pull-down resistors on the PWM output pins. When the microcontroller is released from Reset, all of the I/O pins are in the high-impedance state. The external circuits must keep the power switch devices in the off state until the microcontroller drives the I/O pins with the proper signal levels, or activates the PWM output(s).

The CCP1M1:CCP1M0 bits (CCP1CON<1:0>) allow the user to choose whether the PWM output signals are active-high or active-low for each pair of PWM output pins (P1A/P1C and P1B/P1D). The PWM output polarities must be selected before the PWM pins are configured as outputs. Changing the polarity configuration while the PWM pins are configured as outputs is not recommended since it may result in damage to the application circuits.

The P1A, P1B, P1C and P1D output latches may not be in the proper states when the PWM module is initialized. Enabling the PWM pins for output at the same time as the ECCP module may cause damage to the application circuit. The ECCP module must be enabled in the proper output mode and complete a full PWM cycle before configuring the PWM pins as outputs. The completion of a full PWM cycle is indicated by the TMR2IF bit being set as the second PWM period begins.





FIGURE 18-10: PWM AUTO -SHUTDOWN (PRSEN = 1, AUTO-RESTART ENABLED)





18.4.9 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the ECCP1 module for PWM operation using Timer2:

- Configure the PWM pins, P1A and P1B (and P1C and P1D, if used), as inputs by setting the corresponding TRIS bits.
- 2. Set the PWM period by loading the PR2 register.
- 3. If Auto-Shutdown is required do the following:
 - Disable Auto-Shutdown (ECCP1AS = 0)
 - Configure source (FLT0, Comparator 1 or Comparator 2)
 - · Wait for non-shutdown condition
- Configure the ECCP module for the desired PWM mode and configuration by loading the CCP1CON register with the appropriate values:
 - Select one of the available output configurations and direction with the P1M1:P1M0 bits.
 - Select the polarities of the PWM output signals with the CCP1M3:CCP1M0 bits.
- Set the PWM duty cycle by loading the CCPR1L register and CCP1CON<5:4> bits.
- For Half-Bridge Output mode, set the dead-band delay by loading PWM1CON<6:0> with the appropriate value.
- If auto-shutdown operation is required, load the ECCP1AS register:
 - Select the auto-shutdown sources using the ECCPAS2:ECCPAS0 bits.
 - Select the shutdown states of the PWM output pins using the PSSAC1:PSSAC0 and PSSBD1:PSSBD0 bits.
 - Set the ECCPASE bit (ECCP1AS<7>).
 - Configure the comparators using the CMCON register.
 - Configure the comparator inputs as analog inputs.
- 8. If auto-restart operation is required, set the PRSEN bit (PWM1CON<7>).
- 9. Configure and start TMR2:
 - Clear the TMR2 interrupt flag bit by clearing the TMR2IF bit (PIR1<1>).
 - Set the TMR2 prescale value by loading the T2CKPS bits (T2CON<1:0>).
 - Enable Timer2 by setting the TMR2ON bit (T2CON<2>).
- Enable PWM outputs after a new PWM cycle has started:
 - Wait until TMRn overflows (TMRnIF bit is set).
 - Enable the CCP1/P1A, P1B, P1C and/or P1D pin outputs by clearing the respective TRIS bits.
 - Clear the ECCPASE bit (ECCP1AS<7>).

18.4.10 OPERATION IN POWER-MANAGED MODES

In Sleep mode, all clock sources are disabled. Timer2 will not increment and the state of the module will not change. If the ECCP pin is driving a value, it will continue to drive that value. When the device wakes up, it will continue from this state. If Two-Speed Start-ups are enabled, the initial start-up frequency from INTOSC and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to clock the ECCP module without change. In all other power-managed modes, the selected power-managed mode clock will clock Timer2. Other power-managed mode clocks will most likely be different than the primary clock frequency.

18.4.10.1 Operation with Fail-Safe Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure will force the device into the power-managed RC_RUN mode and the OSCFIF bit (PIR2<7>) will be set. The ECCP will then be clocked from the internal oscillator clock source, which may have a different clock frequency than the primary clock.

See the previous section for additional details.

18.4.11 EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force all ports to Input mode and the CCP registers to their Reset states.

This forces the enhanced CCP module to reset to a state compatible with the standard CCP module.

TABLE 18-5: REGISTERS ASSOCIATED WITH ECCP MODULES AND TIMER1 TO TIMER4

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
RCON	IPEN	SBOREN	_	RI	TO	PD	POR	BOR	58
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE		EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	60
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	60
TRISB	PORTB Data	a Direction Re	egister						60
TRISC	PORTC Data Direction Register								
TRISE	PORTE Data	PORTE Data Direction Register							
TRISG	_		_	PORTG Dat	a Direction R	egister			60
TRISH	PORTH Data Direction Register ⁽¹⁾								
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								
TMR1H	Holding Reg	ister for the N	lost Significa	int Byte of the	16-bit TMR	1 Register			58
T1CON	RD16	T1RUN	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	58
TMR2	Timer2 Modu	ule Register							58
T2CON	_	T2OUTPS3	T2OUTPS2	T2OUTPS1	T2OUTPS0	TMR2ON	T2CKPS1	T2CKPS0	58
PR2	Timer2 Perio	d Register							58
TMR3L	Holding Reg	ister for the L	east Significa	ant Byte of th	e 16-bit TMR	3 Register			59
TMR3H	Holding Reg	ister for the N	lost Significa	int Byte of the	16-bit TMR	3 Register			59
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	59
TMR4	Timer4 Modu	ıle Register							61
T4CON	_	T4OUTPS3	T4OUTPS2	T4OUTPS1	T4OUTPS0	TMR4ON	T4CKPS1	T4CKPS0	61
PR4	Timer4 Perio	d Register							61
CCPRxL ⁽¹⁾	Capture/Con	npare/PWM F	Register x (LS	SB)					59, 61
CCPRxH ⁽¹⁾	Capture/Con	npare/PWM F	Register x (M	SB)					59, 61
ECCPxCON ⁽¹⁾	PxM1	PxM0	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0	59
ECCPxAS ⁽¹⁾	ECCPxASE	ECCPxAS2	ECCPxAS1	ECCPxAS0	PSSxAC1	PSSxAC0	PSSxBD1	PSSxBD0	59, 61
ECCPxDEL ⁽¹⁾	PxRSEN	PxDC6	PxDC5	PxDC4	PxDC3	PxDC2	PxDC1	PxDC0	61

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used during ECCP operation.
 Note 1: Generic term for all of the identical registers of this name for all enhanced CCP modules, where 'x' identifies the individual module (ECCP1, ECCP2 or ECCP3). Bit assignments and Reset values for all registers of the same

generic name are identical.

19.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

19.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface, useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I²C interface supports the following modes in hardware:

- Master mode
- · Multi-Master mode
- · Slave mode

All members of the PIC18F6627/6722/8627/8722 family have two MSSP modules, designated as MSSP1 and MSSP2. Each module operates independently of the other.

Note: Throughout this section, generic refererences to an MSSP module in any of its operating modes may be interpreted as being equally applicable to MSSP1 or MSSP2. Register names and module I/O signals use the generic designator 'x' to indicate the use of a numeral to distingusih a particular module, when required. Control bit names are not individuated.

19.2 Control Registers

Each MSSP module has three associated control registers. These include a status register (SSPxSTAT) and two control registers (SSPxCON1 and SSPxCON2). The use of these registers and their individual configuration bits differ significantly depending on whether the MSSP module is operated in SPI or I²C mode.

Additional details are provided under the individual sections.

Note: In devices with more than one MSSP module, it is very important to pay close attention to SSPCON register names. SSP1CON1 and SSP1CON2 control different operational aspects of the same module, while SSP1CON1 and SSP2CON1 control the same features for two different modules.

19.3 SPI Mode

The SPI mode allows 8 bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDOx) RC5/SDO1 or RD4/SDO2
- Serial Data In (SDIx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2
- Serial Clock (SCKx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2

Additionally, a fourth pin may be used when in a Slave mode of operation:

• Slave Select (SSx) - RF7/SS1 or RD7/SS2

Figure 19-1 shows the block diagram of the MSSP module when operating in SPI mode.

FIGURE 19-1: MSSP BLOCK DIAGRAM (SPI™ MODE)



19.3.1 REGISTERS

Each MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible

SSPxCON1 and SSPxSTAT are the control and status registers in SPI mode operation. The SSPxCON1 register is readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 19-1: SSPxSTAT: MSSPx STATUS REGISTER (SPI™ MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
bit 7							bit 0

bit 7 SMP: Sample bit

SPI Master mode:

- 1 = Input data sampled at end of data output time
- 0 = Input data sampled at middle of data output time

SPI Slave mode:

SMP must be cleared when SPI is used in Slave mode.

- bit 6 CKE: SPI Clock Select bit
 - 1 = Transmit occurs on transition from active to Idle clock state
 - 0 = Transmit occurs on transition from Idle to Active clock state

Note: Polarity of clock state is set by the CKP bit (SSPxCON1<4>).

bit 5 D/A: Data/Address bit

Used in I²C mode only.

bit 4 P: Stop bit

Used in I^2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared.

bit 3 S: Start bit

Used in I²C mode only.

bit 2 R/W: Read/Write Information bit

Used in I²C mode only.

bit 1 UA: Update Address bit

Used in I²C mode only.

- bit 0 **BF:** Buffer Full Status bit (Receive mode only)
 - 1 = Receive complete, SSPxBUF is full
 - 0 = Receive not complete, SSPxBUF is empty

Le	ea	е	n	d	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-2: SSPxCON1: MSSPx CONTROL REGISTER 1 (SPI™ MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |

bit 7 bit 0

- bit 7 WCOL: Write Collision Detect bit
 - 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)
 - 0 = No collision
- bit 6 SSPOV: Receive Overflow Indicator bit

SPI Slave mode:

- 1 = A new byte is received while the SSPxBUF register is still holding the previous data. In case of overflow, the data in SSPxSR is lost. Overflow can only occur in Slave mode. The user must read the SSPxBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software).
- 0 = No overflow

Note: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPxBUF register.

- bit 5 SSPEN: Synchronous Serial Port Enable bit
 - 1 = Enables serial port and configures SCK, SDO, SDI and \overline{SS} as serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, these pins must be properly configured as input or output.

- bit 4 CKP: Clock Polarity Select bit
 - 1 = Idle state for clock is a high level
 - 0 = Idle state for clock is a low level
- bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits
 - 0101 = SPI Slave mode, clock = SCK pin, SS pin control disabled, SS can be used as I/O pin
 - 0100 = SPI Slave mode, clock = SCK pin, SS pin control enabled
 - 0011 = SPI Master mode, clock = TMR2 output/2
 - 0010 = SPI Master mode, clock = Fosc/64
 - 0001 = SPI Master mode, clock = Fosc/16
 - 0000 = SPI Master mode, clock = Fosc/4

Note: Bit combinations not specifically listed here are either reserved or implemented in I^2C mode only.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

 \cdot n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

19.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPxCON1<5:0> and SSPxSTAT<7:6>). These control bits allow the following to be specified:

- · Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Data Input Sample Phase (middle or end of data output time)
- Clock Edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

Each MSSP consists of a transmit/receive shift register (SSPxSR) and a buffer register (SSPxBUF). The SSPxSR shifts the data in and out of the device, MSb first. The SSPxBUF holds the data that was written to the SSPxSR until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPxBUF register. Then, the Buffer Full detect bit, BF (SSPxSTAT<0>), and the interrupt flag bit, SSPxIF, are set. This double-buffering of the received data (SSPxBUF) allows the next byte to start reception

before reading the data that was just received. Any write to the SSPxBUF register during transmission/reception of data will be ignored and the Write Collision Detect bit, WCOL (SSPxCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPxBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPxBUF should be read before the next byte of data to transfer is written to the SSPxBUF. The Buffer Full bit, BF (SSPxSTAT<0>), indicates when SSPxBUF has been loaded with the received data (transmission is complete). When the SSPxBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP interrupt is used to determine when the transmission/reception has completed. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 19-1 shows the loading of the SSP1BUF (SSP1SR) for data transmission.

The SSPxSR is not directly readable or writable and can only be accessed by addressing the SSPxBUF register. Additionally, the SSPxSTAT register indicates the various status conditions.

EXAMPLE 19-1: LOADING THE SSP1BUF (SSP1SR) REGISTER

LOOP	BTFSS BRA MOVF	SSP1STAT, BF LOOP SSP1BUF, W	;Has data been received (transmit complete)? ;No ;WREG reg = contents of SSP1BUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF MOVWF	TXDATA, W SSP1BUF	;W reg = contents of TXDATA ;New data to xmit

19.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPxCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, reinitialize the SSPxCON registers and then set the SSPEN bit. This configures the SDIx, SDOx, SCKx and SSx pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed as follows:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISA<5> bit set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

19.3.4 TYPICAL CONNECTION

Figure 19-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 19-2: SPI™ MASTER/SLAVE CONNECTION



19.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 1, Figure 19-2) is to broadcast data by the software protocol.

In Master mode, the data is transmitted/received as soon as the SSPxBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPxSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPxBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.


The clock polarity is selected by appropriately programming the CKP bit (SSPxCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 19-3, Figure 19-5 and Figure 19-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 19-3 shows the waveforms for Master mode. When the CKE bit is set, the SDOx data is valid before there is a clock edge on SCKx. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPxBUF is loaded with the received data is shown.





19.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCKx. When the last bit is latched, the SSPxIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCKx pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in Sleep mode, the slave can transmit/receive data. When a byte is received, the device can be configured to wake-up from Sleep.

19.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with the \overline{SSx} pin control enabled (SSPxCON1<3:0> = 04h). When the \overline{SSx} pin is low, transmission and reception are enabled and the SDOx pin is driven. When the \overline{SSx} pin goes high, the SDOx pin is no longer driven, even if in the middle of a

transmitted byte and becomes a floating output. External pull-up/pull-down resistors may be desirable depending on the application.

- Note 1: When the SPI is in Slave mode with \$\overline{SSx}\$ pin control enabled (\$SPxCON1<3:0> = 0100), the SPI module will reset if the \$\overline{SSx}\$ pin is set to VDD.
 - 2: If the SPI is used in Slave mode with CKE set, then the SSx pin control must be enabled.

When the SPI module resets, the bit counter is forced to '0'. This can be done by either forcing the SSx pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDOx pin can be connected to the SDIx pin. When the SPI needs to operate as a receiver, the SDOx pin can be configured as an input. This disables transmissions from the SDOx. The SDIx can always be left as an input (SDI function) since it cannot create a bus conflict.






FIGURE 19-5: SPI™ MODE WAVEFORM (SLAVE MODE WITH CKE = 0)





FIGURE 19-6: SPI™ MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



19.3.8 OPERATION IN POWER-MANAGED MODES

In SPI Master mode, module clocks may be operating at a different speed than when in full power mode; in the case of the Sleep mode, all clocks are halted.

In idle modes, a clock is provided to the peripherals. That clock can be from the primary clock source, the secondary clock (Timer1 oscillator) or the INTOSC source. See Section 2.7 "Clock Sources and Oscillator Switching" for additional information.

In most cases, the speed that the master clocks SPI data is not important; however, this should be evaluated for each system.

If MSSP interrupts are enabled, they can wake the controller from Sleep mode, or one of the Idle modes, when the master completes sending data. If an exit from Sleep or Idle mode is not desired, MSSP interrupts should be disabled.

If the Sleep mode is selected, all module clocks are halted and the transmission/reception will remain in that state until the devices wakes. After the device returns to Run mode, the module will resume transmitting and receiving data.

In SPI Slave mode, the SPI Transmit/Receive Shift register operates asynchronously to the device. This allows the device to be placed in any power-managed mode and data to be shifted into the SPI Transmit/Receive Shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device.

19.3.9 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.3.10 BUS MODE COMPATIBILITY

Table 19-1 shows the compatibility between the standard SPI modes and the states of the CKP and CKE control bits.

TABLE 19-1: SPI™ BUS MODES

Standard SPI™	Control Bits State				
Mode Terminology	CKP	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also an SMP bit which controls when the data is sampled.

19.3.11 SPI CLOCK SPEED AND MODULE INTERACTIONS

Because MSSP1 and MSSP2 are independent modules, they can operate simultaneously at different data rates. Setting the SSPM3:SSPM0 bits of the SSPxCON register determines the rate for the corresponding module.

An exception is when both modules use Timer2 as a time base in Master mode. In this instance, any changes to Timer2's operation will affect both MSSP modules equally. If different bit rates are required for each module, the user should select one of the other three time base options for one of the modules.

TABLE 19-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	60
IPR3	SSP2IP	BCL2IP	RC2IP	TX2IP	TMR4IP	CCP5IP	CCP4IP	CCP3IP	60
TRISC	PORTC Da	ta Direction	Control Reg	gister					60
TRISD	PORTD Data Direction Control Register								
TRISF	PORTF Da	ta Direction	Control Reg	jister					60
TRISJ	PORTJ Da	ta Direction	Control Reg	ister					60
TMR2	Timer2 Req	gister							58
PR2	Timer2 Per	iod Register							58
SSP1BUF	MSSP1 Re	ceive Buffer	/Transmit R	egister					58
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	58
SSP1STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	58
SSP2BUF	MSSP2 Receive Buffer/Transmit Register								
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	61
SSP2STAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	61

Legend: Shaded cells are not used by the MSSP in SPI mode.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

19.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on Start and Stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCLx) RC3/SCK1/SCL1 or RD6/SCK2/SCL2
- Serial data (SDAx) RC4/SDI1/SDA1 or RD5/SDI2/SDA2

The user must configure these pins as inputs by setting the TRISC<4:3> bits.

FIGURE 19-7: MSSP BLOCK DIAGRAM (I²C™ MODE)



19.4.1 REGISTERS

The MSSP module has six registers for I^2C operation. These are:

- MSSP Control Register 1 (SSPxCON1)
- MSSP Control Register 2 (SSPxCON2)
- · MSSP Status Register (SSPxSTAT)
- Serial Receive/Transmit Buffer Register (SSPxBUF)
- MSSP Shift Register (SSPxSR) Not directly accessible
- MSSP Address Register (SSPxADD)

SSPxCON1, SSPxCON2 and SSPxSTAT are the control and status registers in I^2C mode operation. The SSPxCON1 and SSPxCON2 registers are readable and writable. The lower 6 bits of the SSPxSTAT are read-only. The upper two bits of the SSPxSTAT are read/write.

SSPxSR is the shift register used for shifting data in or out. SSPxBUF is the buffer register to which data bytes are written to or read from.

SSPxADD register holds the slave device address when the SSP is configured in I²C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPxADD act as the Baud Rate Generator reload value.

In receive operations, SSPxSR and SSPxBUF together create a double-buffered receiver. When SSPxSR receives a complete byte, it is transferred to SSPxBUF and the SSPxIF interrupt is set.

During transmission, the SSPxBUF is not double-buffered. A write to SSPxBUF will write to both SSPxBUF and SSPxSR.

REGISTER 19-3: SSPxSTAT: MSSPx STATUS REGISTER (I²C™ MODE)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0
SMP	CKE	D/A	Р	S	R/W	UA	BF
hit 7							hit 0

bit 7 SMP: Slew Rate Control bit

In Master or Slave mode:

- 1 = Slew rate control disabled for Standard Speed mode (100 kHz and 1 MHz)
- 0 = Slew rate control enabled for High-Speed mode (400 kHz)
- bit 6 **CKE:** SMBus Select bit

In Master or Slave mode:

- 1 = Enable SMBus specific inputs
- 0 = Disable SMBus specific inputs
- bit 5 **D/A:** Data/Address bit

In Master mode:

Reserved.

In Slave mode:

- 1 = Indicates that the last byte received or transmitted was data
- 0 = Indicates that the last byte received or transmitted was address
- bit 4 **P:** Stop bit
 - 1 = Indicates that a Stop bit has been detected last
 - 0 = Stop bit was not detected last

Note: This bit is cleared on Reset and when SSPEN is cleared.

- bit 3 S: Start bit
 - 1 = Indicates that a Start bit has been detected last
 - 0 = Start bit was not detected last

Note: This bit is cleared on Reset and when SSPEN is cleared.

bit 2 R/W: Read/Write Information bit (I²C mode only)

In Slave mode:

- 1 = Read
- 0 = Write

Note: This bit holds the R/\overline{W} bit information following the last address match. This bit is only valid from the address match to the next Start bit, Stop bit or not \overline{ACK} bit.

In Master mode:

- 1 = Transmit is in progress
- 0 = Transmit is not in progress

Note: ORing this bit with SEN, RSEN, PEN, RCEN or ACKEN will indicate if the MSSP is in Active mode.

- bit 1 **UA:** Update Address bit (10-bit Slave mode only)
 - 1 = Indicates that the user needs to update the address in the SSPxADD register
 - 0 = Address does not need to be updated
- bit 0 BF: Buffer Full Status bit

In Transmit mode:

- 1 = SSPxBUF is full
- 0 = SSPxBUF is empty

In Receive mode:

- 1 = SSPxBUF is full (does not include the \overline{ACK} and Stop bits)
- 0 = SSPxBUF is empty (does not include the \overline{ACK} and Stop bits)

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 19-4: SSPxCON1: MSSPx CONTROL REGISTER 1 (I²C™ MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |

bit 7 bit 0

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPxBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision

In Slave Transmit mode:

- 1 = The SSPxBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision

In Receive mode (Master or Slave modes):

This is a "don't care" bit.

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPxBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode.

- bit 5 SSPEN: Synchronous Serial Port Enable bit
 - 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
 - 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be configured as input.

bit 4 CKP: SCK Release Control bit

In Slave mode:

- 1 = Release clock
- 0 = Holds clock low (clock stretch), used to ensure data setup time

In Master mode:

Unused in this mode.

bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

- $1111 = I^2C$ Slave mode. 10-bit address with Start and Stop bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with Start and Stop bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (Slave Idle)
- 1000 = I^2C Master mode, clock = Fosc/(4 * (SSPxADD + 1))
- $0111 = I^2C$ Slave mode, 10-bit address
- $0110 = I^2C$ Slave mode, 7-bit address

Bit combinations not specifically listed here are either reserved or implemented in SPI™ mode only.

•	 		_	
	10	n		

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

SSPxCON2: MSSPx CONTROL REGISTER 2 (I²C™ MODE) REGISTER 19-5:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
GCEN	ACKSTAT	ACKDT	ACKEN ⁽¹⁾	RCEN ⁽¹⁾	PEN ⁽¹⁾	RSEN ⁽¹⁾	SEN ⁽¹⁾
bit 7							bit 0

bit 7 GCEN: General Call Enable bit (Slave mode only)

- 1 = Enable interrupt when a general call address (0000h) is received in the SSPxSR
- 0 = General call address disabled
- bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only)
 - 1 = Acknowledge was not received from slave
 - 0 = Acknowledge was received from slave
- ACKDT: Acknowledge Data bit (Master Receive mode only) bit 5
 - 1 = Not Acknowledge
 - 0 = Acknowledge

Note: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

- **ACKEN:** Acknowledge Sequence Enable bit (Master Receive mode only)⁽¹⁾ bit 4
 - 1 = Initiate Acknowledge sequence on SDA and SCL pins and transmit ACKDT data bit. Automatically cleared by hardware.
 - 0 = Acknowledge sequence Idle
- bit 3 **RCEN:** Receive Enable bit (Master mode only)⁽¹⁾
 - 1 = Enables Receive mode for I²C
 - 0 = Receive Idle
- **PEN:** Stop Condition Enable bit (Master mode only)⁽¹⁾ bit 2
 - 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = Stop condition Idle
- RSEN: Repeated Start Condition Enable bit (Master mode only)(1) bit 1
 - 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
 - 0 = Repeated Start condition Idle
- bit 0 **SEN:** Start Condition Enable/Stretch Enable bit⁽¹⁾

In Master mode:

- 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Start condition Idle

In Slave mode:

- 1 = Clock stretching is enabled for both slave transmit and slave receive (stretch enabled)
- 0 = Clock stretching is disabled

Note 1: For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the Idle mode, these bits may not be set (no spooling) and the SSPxBUF may not be written (or writes to the SSPxBUF are disabled).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

© 2004 Microchip Technology Inc.

19.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPxCON1<5>).

The SSPxCON1 register allows control of the I²C operation. Four mode selection bits (SSPxCON1<3:0>) allow one of the following I²C modes to be selected:

- I²C Master mode, clock
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address) with Start and Stop bit interrupts enabled
- I²C Slave mode (10-bit address) with Start and Stop bit interrupts enabled
- I²C Firmware Controlled Master mode, slave is Idle

Selection of any I²C mode with the SSPEN bit set forces the SCLx and SDAx pins to be open-drain, provided these pins are programmed to inputs by setting the appropriate TRISC or TRISD bits. To ensure proper operation of the module, pull-up resistors must be provided externally to the SCLx and SDAx pins.

19.4.3 SLAVE MODE

In Slave mode, the SCLx and SDAx pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on Start and Stop bits

When an address is matched, or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (ACK) pulse and load the SSPxBUF register with the received value currently in the SSPxSR register.

Any combination of the following conditions will cause the MSSP module not to give this $\overline{\mathsf{ACK}}$ pulse:

- The Buffer Full bit, BF (SSPxSTAT<0>), was set before the transfer was received.
- The overflow bit, SSPOV (SSPxCON1<6>), was set before the transfer was received.

In this case, the SSPxSR register value is not loaded into the SSPxBUF, but bit SSPxIF is set. The BF bit is cleared by reading the SSPxBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

19.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a Start condition to occur. Following the Start condition, the 8-bits are shifted into the SSPxSR register. All incoming bits are sampled with the rising edge of the clock (SCLx) line. The value of register SSPxSR<7:1> is compared to the value of the SSPxADD register. The address is compared on the falling edge of the eighth clock (SCLx) pulse. If the addresses match and the BF and SSPOV bits are clear, the following events occur:

- The SSPxSR register value is loaded into the SSPxBUF register.
- 2. The Buffer Full bit, BF, is set.
- 3. An ACK pulse is generated.
- The MSSP Interrupt Flag bit, SSPxIF, is set (and interrupt is generated, if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPxSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- Receive first (high) byte of address (bits SSPxIF, BF and UA (SSPxSTAT<1>) are set on address match).
- 2. Update the SSPxADD register with second (low) byte of address (clears bit UA and releases the SCL line).
- Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- Receive second (low) byte of address (bits SSPxIF, BF and UA are set).
- 5. Update the SSPxADD register with the first (high) byte of address. If match, releases SCL line, which will clear bit UA.
- Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.
- 7. Receive Repeated Start condition.
- Receive first (high) byte of address (bits SSPxIF and BF are set).
- Read the SSPxBUF register (clears bit BF) and clear flag bit SSPxIF.

19.4.3.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is cleared. The received address is loaded into the SSPxBUF register and the SDAx line is held low (\overline{ACK}) .

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPxSTAT<0>) is set, or bit SSPOV (SSPxCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. The Interrupt Flag bit, SSPxIF, must be cleared in software. The SSPxSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPxCON2<0> = 1), RC3/SCKx/SCLx will be held low (clock stretch) following each data transfer. The clock must be released by setting bit, CKP (SSPxCON1<4>). See Section 19.4.4 "Clock Stretching" for more detail.


19.4.3.3 Transmission


When the R/W bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPxSTAT register is set. The received address is loaded into the SSPxBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCKx/SCLx is held low regardless of SEN (see Section 19.4.4 "Clock Stretching" for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPxBUF register which also loads the SSPxSR register. Then pin RC3/SCKx/SCLx should be enabled by setting bit, CKP (SSPxCON1<4>). The eight data bits are shifted out on the falling edge of the SCLx input. This ensures that the SDAx signal is valid during the SCLx high time (Figure 19-9).


The \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not \overline{ACK}), then the data transfer is complete. In this case, when the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPxSTAT register) and the slave monitors for another occurrence of the Start bit. If the SDA line was low (\overline{ACK}), the next transmit data must be loaded into the SSPxBUF register. Again, pin RC3/SCKx/SCLx must be enabled by setting bit CKP.

A MSSP interrupt is generated for each data transfer byte. The SSPxIF bit must be cleared in software and the SSPxSTAT register is used to determine the status of the byte. The SSPxIF bit is set on the falling edge of the ninth clock pulse.









19.4.4 CLOCK STRETCHING

Both 7-bit and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPxCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

19.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the \overline{ACK} sequence if the BF bit is set, the CKP bit in the SSPxCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPxBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 19-13).

- Note 1: If the user reads the contents of the SSPxBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

19.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address and following the receive of the second byte of the 10-bit address with the R/W bit cleared to 'o'. The release of the clock line occurs upon updating SSPxADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPxADD register before the falling edge of the ninth clock occurs and if the user hasn't cleared the BF bit by reading the SSPxBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

19.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

The 7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock if the BF bit is clear. This occurs regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCLx line low, the user has time to service the ISR and load the contents of the SSPxBUF before the master device can initiate another transmit sequence (see Figure 19-9).

- Note 1: If the user loads the contents of SSPxBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
 - **2:** The CKP bit can be set in software regardless of the state of the BF bit.

19.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode


In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence which contains the high-order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode and clock stretching is controlled by the BF flag as in 7-bit Slave Transmit mode (see Figure 19-11).


19.4.4.5 Clock Synchronization and the CKP bit


When the CKP bit is cleared, the SCLx output is forced to '0'. However, clearing the CKP bit will not assert the SCLx output low until the SCLx output is already sampled low. Therefore, the CKP bit will not assert the SCLx line until an external I²C master device has

already asserted the SCLx line. The SCLx output will remain low until the CKP bit is set and all other devices on the I^2C bus have deasserted SCLx. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCLx (see Figure 19-12).

FIGURE 19-12: CLOCK SYNCHRONIZATION TIMING







19.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I²C bus is such that the first byte after the Start condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all '0's with $R/\overline{W} = 0$.


The general call address is recognized when the General Call Enable bit, GCEN, is enabled (SSPxCON2<7> set). Following a Start bit detect, 8 bits are shifted into the SSPxSR and the address is compared against the SSPxADD. It is also compared to the general call address and fixed in hardware.

If the general call address matches, the SSPxSR is transferred to the SSPxBUF, the BF flag bit is set (eighth bit) and on the falling edge of the ninth bit (ACK bit), the SSPxIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPxBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPxADD is required to be updated for the second half of the address to match and the UA bit is set (SSPxSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set and the slave will begin receiving data after the Acknowledge (Figure 19-15).





19.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPxCON1 and by setting the SSPEN bit. In Master mode, the SCLx and SDAx lines are manipulated by the MSSP hardware if the TRIS bits are set.

Master mode of operation is supported by interrupt generation on the detection of the Start and Stop conditions. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the 1²C bus may be taken when the P bit is set, or the bus is Idle, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all $\rm I^2C$ bus operations based on Start and Stop bit conditions.

Once Master mode is enabled, the user has six options.

- 1. Assert a Start condition on SDAx and SCLx.
- Assert a Repeated Start condition on SDAx and SCLx.
- Write to the SSPxBUF register initiating transmission of data/address.
- 4. Configure the I²C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- Generate a Stop condition on SDAx and SCxL.


Note:

The MSSP module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a Start condition and immediately write the SSPxBUF register to initiate transmission before the Start condition is complete. In this case, the SSPxBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPxBUF did not occur.

The following events will cause the SSP Interrupt Flag bit, SSPxIF, to be set (and SSP interrupt, if enabled):

- · Start condition
- Stop condition
- · Data transfer byte transmitted/received
- · Acknowledge transmit
- · Repeated Start

FIGURE 19-16: MSSP BLOCK DIAGRAM (I²C™ MASTER MODE)



19.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDAx, while SCLx outputs the serial clock. The first byte transmitted contains the slave <u>address</u> of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate the receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

The Baud Rate Generator used for the SPI mode operation is used to set the SCLx clock frequency for either 100 kHz, 400 kHz or 1 MHz I²C operation. See **Section 19.4.7 "Baud Rate"** for more detail.

A typical transmit sequence would go as follows:

- 1. The user generates a Start condition by setting the Start Enable bit, SEN (SSPxCON2<0>).
- 2. SSPxIF is set. The MSSP module will wait the required start time before any other operation takes place.
- The user loads the SSPxBUF with the slave address to transmit.
- Address is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- The user loads the SSPxBUF with eight bits of data.
- 8. Data is shifted out the SDAx pin until all 8 bits are transmitted.
- The MSSP module shifts in the ACK bit from the slave device and writes its value into the SSPxCON2 register (SSPxCON2<6>).
- The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPxIF bit.
- 11. The user generates a Stop condition by setting the Stop Enable bit, PEN (SSPxCON2<2>).
- 12. Interrupt is generated once the Stop condition is complete.

19.4.7 BAUD RATE

In I²C Master mode, the Baud Rate Generator (BRG) reload value is placed in the lower 7 bits of the SSPxADD register (Figure 19-17). When a write occurs to SSPxBUF, the Baud Rate Generator will automatically begin counting. The BRG counts down to '0' and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TcY) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCLx pin will remain in its last state.

Table 19-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPxADD.

19.4.7.1 Baud Rate and Module Interdependence

Because MSSP1 and MSSP2 are independent, they can operate simultaneously in I²C Master mode at different baud rates. This is done by using different BRG reload values for each module.

Because this mode derives its basic clock source from the system clock, any changes to the clock will affect both modules in the same proportion. It may be possible to change one or both baud rates back to a previous value by changing the BRG reload value.

FIGURE 19-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 19-3: I²C™ CLOCK RATE W/BRG

Fosc	Fcy	Fcy*2	BRG Value	FSCL (2 Rollovers of BRG)
40 MHz	10 MHz	20 MHz	18h	400 kHz ⁽¹⁾
40 MHz	10 MHz	20 MHz	1Fh	312.5 kHz
40 MHz	10 MHz	20 MHz	63h	100 kHz
16 MHz	4 MHz	8 MHz	09h	400 kHz ⁽¹⁾
16 MHz	4 MHz	8 MHz	0Ch	308 kHz
16 MHz	4 MHz	8 MHz	27h	100 kHz
4 MHz	1 MHz	2 MHz	02h	333 kHz ⁽¹⁾
4 MHz	1 MHz	2 MHz	09h	100 kHz
4 MHz	1 MHz	2 MHz	00h	1 MHz ⁽¹⁾


Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.

19.4.7.2 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated Start/Stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the Baud Rate Generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the

SCL pin is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 19-18).

FIGURE 19-18: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



19.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a Start condition, the user sets the Start Enable bit, SEN (SSPxCON2<0>). If the SDAx and SCLx pins are sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and starts its count. If SCLx and SDAx are both sampled high when the Baud Rate Generator times out (TBRG), the SDAx pin is driven low. The action of the SDAx being driven low while SCL is high is the Start condition and causes the S bit (SSPxSTAT<3>) to be set. Following this, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and resumes its count. When the Baud Rate Generator times out (TBRG), the SEN bit (SSPxCON2<0>) will be automatically cleared by hardware; the Baud Rate Generator is suspended, leaving the SDAx line held low and the Start condition is complete.

If at the beginning of the Start condition, the SDAx and SCLx pins are already sampled low, or if during the Start condition, the SCLx line is sampled low before the SDAx line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLxIF, is set, the Start condition is aborted and the I²C module is reset into its Idle state.


19.4.8.1 WCOL Status Flag

Note:

If the user writes the SSPxBUF when a Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPxCON2 is disabled until the Start condition is complete.

FIGURE 19-19: FIRST START BIT TIMING



19.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPxCON2<1>) is programmed high and the I²C logic module is in the Idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCLx pin is sampled low, the Baud Rate Generator is loaded with the contents of SSPxADD<5:0> and begins counting. The SDAx pin is released (brought high) for one Baud Rate Generator count (TBRG). When the Baud Rate Generator times out, if SDAx is sampled high, the SCLx pin will be deasserted (brought high). When SCLx is sampled high, the Baud Rate Generator is reloaded with the contents of SSPxADD<6:0> and begins counting. SDAx and SCLx must be sampled high for one TBRG. This action is then followed by assertion of the SDAx pin (SDAx = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPxCON2<1>) will be automatically cleared and the Baud Rate Generator will not be reloaded, leaving the SDAx pin held low. As soon as a Start condition is detected on the SDAx and SCLx pins, the S bit (SSPxSTAT<3>) will be set. The SSPxIF bit will not be set until the Baud Rate Generator has timed out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

- **2:** A bus collision during the Repeated Start condition occurs if:
 - SDA is sampled low when SCL goes from low-to-high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.


Immediately following the SSPxIF bit getting set, the user may write the SSPxBUF with the 7-bit address in 7-bit mode or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

19.4.9.1 WCOL Status Flag

If the user writes the SSPxBUF when a Repeated Start sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPxCON2 is disabled until the Repeated Start condition is complete.

FIGURE 19-20: REPEAT START CONDITION WAVEFORM



19.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address or the other half of a 10-bit address is accomplished by simply writing a value to the SSPxBUF register. This action will set the Buffer Full flag bit, BF and allow the Baud Rate Generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDAx pin after the falling edge of SCLx is asserted (see data hold time specification parameter 106). SCLx is held low for one Baud Rate Generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCLx pin is released high, it is held that way for TBRG. The data on the SDAx pin must remain stable for that duration and some hold time after the next falling edge of SCLx. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDAx. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred, or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge Status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPxIF bit is set and the master clock (Baud Rate Generator) is suspended until the next data byte is loaded into the SSPxBUF, leaving SCLx low and SDAx unchanged (Figure 19-21).

After the write to the SSPxBUF, each bit of the address will be shifted out on the falling edge of SCLx until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will deassert the SDAx pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDAx pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPxCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPxIF is set, the BF flag is cleared and the Baud Rate Generator is turned off until another write to the SSPxBUF takes place, holding SCL low and allowing SDA to float.

19.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPxSTAT<0>) is set when the CPU writes to SSPxBUF and is cleared when all 8 bits are shifted out.

19.4.10.2 WCOL Status Flag

If the user writes the SSPxBUF when a transmit is already in progress (i.e., SSPxSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur) after 2 Tcy after the SSPxBUF write. If SSPxBUF is rewritten within 2 Tcy, the WCOL bit is set and SSPxBUF is updated. This may result in a corrupted transfer.

The user should verify that the WCOL is clear after each write to SSPxBUF to ensure the transfer is correct. In all cases, WCOL must be cleared in software.

19.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPxCON2<6>) is cleared when the slave has sent an Acknowledge $(\overline{ACK} = 0)$ and is set when the slave does not Acknowledge $(\overline{ACK} = 1)$. A slave sends an Acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

19.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the Receive Enable bit, RCEN (SSPxCON2<3>).

Note: The MSSP module must be in an Idle state before the RCEN bit is set or the RCEN bit will be disregarded.

The Baud Rate Generator begins counting and on each rollover, the state of the SCLx pin changes (high-to-low/low-to-high) and data is shifted into the SSPxSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPxSR are loaded into the SSPxBUF, the BF flag bit is set, the SSPxIF flag bit is set and the Baud Rate Generator is suspended from counting, holding SCL low. The MSSP is now in Idle state awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception by setting the Acknowledge Sequence Enable bit, ACKEN (SSPxCON2<4>).

19.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPxBUF from SSPxSR. It is cleared when the SSPxBUF register is read.


19.4.11.2 SSPOV Status Flag


In receive operation, the SSPOV bit is set when 8 bits are received into the SSPxSR and the BF flag bit is already set from a previous reception.

19.4.11.3 WCOL Status Flag

If the user writes the SSPxBUF when a receive is already in progress (i.e., SSPxSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 19-21: I²C™ MASTER MODE WAVEFORM (TRANSMISSION, 7 OR 10-BIT ADDRESS)





19.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge Sequence Enable bit. **ACKEN** (SSPxCON2<4>). When this bit is set, the SCLx pin is pulled low and the contents of the Acknowledge data bit are presented on the SDAx pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The Baud Rate Generator then counts for one rollover period (TBRG) and the SCLx pin is deasserted (pulled high). When the SCL pin is sampled high (clock arbitration), the Baud Rate Generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the Baud Rate Generator is turned off and the MSSP module then goes into Idle mode (Figure 19-23).

19.4.12.1 WCOL Status Flag

If the user writes the SSPxBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

19.4.13 STOP CONDITION TIMING

A Stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit, PEN (SSPxCON2<2>). At the end of a receive/transmit, the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the Baud Rate Generator is reloaded and counts down to 'o'. When the Baud Rate Generator times out, the SCL pin will be brought high and one TBRG (Baud Rate Generator rollover count) later, the SDA pin will be deasserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPxSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPxIF bit is set (Figure 19-24).

19.4.13.1 WCOL Status Flag

If the user writes the SSPxBUF when a Stop sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).







FIGURE 19-24: STOP CONDITION RECEIVE OR TRANSMIT MODE



19.4.14 SLEEP OPERATION

While in Sleep mode, the I²C module can receive addresses or data and when an address match or complete byte transfer occurs, wake the processor from Sleep (if the MSSP interrupt is enabled).

19.4.15 EFFECTS OF A RESET

A Reset disables the MSSP module and terminates the current transfer.

19.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the Start and Stop conditions allows the determination of when the bus is free. The Stop (P) and Start (S) bits are cleared from a Reset or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPxSTAT<4>) is set, or the bus is Idle, with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the Stop condition occurs.

In multi-master operation, the SDAx line must be monitored for arbitration to see if the signal level is the expected output level. This check is performed in hardware with the result placed in the BCLxIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- An Acknowledge Condition

19.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDAx pin, arbitration takes place when the master outputs a '1' on SDAx, by letting SDA float high and another master asserts a '0'. When the SCLx pin floats high, data should be stable. If the expected data on SDAx is a '1' and the data sampled on the SDAx pin = 0, then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLxIF and reset the I 2 C port to its Idle state (Figure 19-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDAx and SCLx lines are deasserted and the SSPxBUF can be written to. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.


If a Start, Repeated Start, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDAx and SCLx lines are deasserted and the respective control bits in the SSPxCON2 register are cleared. When the user services the bus collision Interrupt Service Routine and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The master will continue to monitor the SDAx and SCLx pins. If a Stop condition occurs, the SSPxIF bit will be set.

A write to the SSPxBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I²C bus can be taken when the P bit is set in the SSPxSTAT register, or the bus is Idle and the S and P bits are cleared.





Note:

19.4.17.1 Bus Collision During a Start Condition

During a Start condition, a bus collision occurs if:

- a) SDAx or SCLx are sampled low at the beginning of the Start condition (Figure 19-26).
- b) SCLx is sampled low before SDA is asserted low (Figure 19-27).

During a Start condition, both the SDA and the SCL pins are monitored.

If the SDAx pin is already low, or the SCLx pin is already low, then all of the following occur:

- · the Start condition is aborted,
- · the BCLxIF flag is set and
- the MSSP module is reset to its Idle state (Figure 19-26).

The Start condition begins with the SDAx and SCLx pins deasserted. When the SDAx pin is sampled high, the Baud Rate Generator is loaded from SSPxADD<6:0> and counts down to 0. If the SCLx pin is sampled low while SDAx is high, a bus collision occurs because it is assumed that another master is attempting to drive a data '1' during the Start condition.

If the SDAx pin is sampled low during this count, the BRG is reset and the SDAx line is asserted early (Figure 19-28). If, however, a '1' is sampled on the SDAx pin, the SDAx pin is asserted low at the end of the BRG count. The Baud Rate Generator is then reloaded and counts down to 0; if the SCLx pin is sampled as '0' during this time, a bus collision does not occur. At the end of the BRG count, the SCLx pin is asserted low.

The reason that bus collision is not a factor during a Start condition is that no two bus masters can assert a Start condition at the exact same time. Therefore, one master will always assert SDAx before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the Start condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated Start or Stop conditions.






FIGURE 19-27: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 19-28: BRG RESET DUE TO SDA ARBITRATION DURING START CONDITION



19.4.17.2 Bus Collision During a Repeated Start Condition

During a Repeated Start condition, a bus collision occurs if:

- A low level is sampled on SDAx when SCLx goes from low level to high level.
- SCLx goes low before SDAx is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user deasserts SDAx and the pin is allowed to float high, the BRG is loaded with SSPxADD<6:0> and counts down to 0. The SCLx pin is then deasserted and when sampled high, the SDAx pin is sampled.

If SDAx is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 19-29). If SDAx is sampled high, the BRG is reloaded and begins counting. If SDAx goes from high-to-low before the BRG times out, no bus collision occurs because no two masters can assert SDAx at exactly the same time.

If SCLx goes from high-to-low before the BRG times out and SDAx has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition, see Figure 19-30.

If, at the end of the BRG time-out, both SCLx and SDAx are still high, the SDAx pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCLx pin, the SCLx pin is driven low and the Repeated Start condition is complete.

FIGURE 19-29: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 19-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



19.4.17.3 Bus Collision During a Stop Condition

Bus collision occurs during a Stop condition if:

- After the SDAx pin has been deasserted and allowed to float high, SDAx is sampled low after the BRG has timed out.
- b) After the SCLx pin is deasserted, SCLx is sampled low before SDAx goes high.

The Stop condition begins with SDAx asserted low. When SDAx is sampled low, the SCLx pin is allowed to float. When the pin is sampled high (clock arbitration), the Baud Rate Generator is loaded with SSPxADD<6:0> and counts down to 0. After the BRG times out, SDAx is sampled. If SDAx is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 19-31). If the SCLx pin is sampled low before SDAx is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 19-32).

FIGURE 19-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)




FIGURE 19-32: BUS COLLISION DURING A STOP CONDITION (CASE 2)




TABLE 19-4: REGISTERS ASSOCIATED WITH I²C™ OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	OSCFIE CMIE — EEIE BCL1IE HLVDIE TMR3IE CCP2IE							
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
PIR3	SSP2IF	BCL2IF	RC2IF	TX2IF	TMR4IF	CCP5IF	CCP4IF	CCP3IF	60
PIE3	SSP2IE	BCL2IE	RC2IE	TX2IE	TMR4IE	CCP5IE	CCP4IE	CCP3IE	60
IPR3	SSP2IP	SSP2IP BCL2IP RC2IP TX2IP TMR4IP CCP5IP CCP4IP CCP3IP							60
TRISC	PORTC Data Direction Register								
TRISD	PORTD Data Direction Register								
SSP1BUF	MSSP1 Receive Buffer/Transmit Register								58
SSP2BUF	MSSP2 Re	ceive Buffer	/Transmit R	egister					61
SSP1ADD	MSSP1 Ad Master mod	dress Regist de.	ter in I ² C Sl	ave mode. N	MSSP1 Bau	d Rate Relo	ad Register	in I ² C	58
SSP2ADD	MSSP2 Ad Master mod	dress Regist de.	ter in I ² C Sl	ave mode. N	MSSP2 Bau	d Rate Relo	ad Register	in I ² C	61
TMR2	Timer2 Req	gister							58
PR2	Timer2 Per	iod Register							58
SSP1CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	58
SSP1CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	58
SSP1STAT	SMP	CKE	D/ A	Р	S	R/W	UA	BF	58
SSP2CON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	61
SSP2CON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	61
SSP2STAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	61

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the MSSP in I²C mode.

NOTES:

20.0 ENHANCED UNIVERSAL SYNCHRONOUS RECEIVER TRANSMITTER (EUSART)

The Enhanced Universal Synchronous Asynchronous Receiver Transmitter (EUSART) module is one of two serial I/O modules. (Generically, the USART is also known as a Serial Communications Interface or SCI.) The EUSART can be configured as a full-duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers. It can also be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The Enhanced USART module implements additional features, including automatic baud rate detection and calibration, automatic wake-up on Sync Break reception and 12-bit Break character transmit. These make it ideally suited for use in Local Interconnect Network bus (LIN bus) systems.

The EUSART can be configured in the following modes:

- Asynchronous (full duplex) with:
 - Auto-Wake-up on character reception
 - Auto-Baud calibration
 - 12-bit Break character transmission
- Synchronous Master (half duplex) with selectable clock polarity
- Synchronous Slave (half duplex) with selectable clock polarity

The pins of EUSART1 and EUSART2 are multiplexed with the functions of PORTC (RC6/TX1/CK1 and RC7/RX1/DT1) and PORTG (RG1/TX2/CK2 and RG2/RX2/DT2), respectively. In order to configure these pins as a USART:

- For EUSART1:
 - bit SPEN (RCSTA1<7>) must be set (= 1)
 - bit TRISC<7> must be set (= 1)
 - bit TRISC<6> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISC<6> must be set (= 1) for Synchronous Slave mode
- For EUSART2:
 - bit SPEN (RCSTA2<7>) must be set (= 1)
 - bit TRISG<2> must be set (= 1)
 - bit TRISG<1> must be cleared (= 0) for Asynchronous and Synchronous Master modes
 - bit TRISC<6> must be set (= 1) for Synchronous Slave mode

Note: The USART control will automatically reconfigure the pin from input to output as needed.

The operation of each Enhanced USART module is controlled through three registers:

- Transmit Status and Control (TXSTAx)
- Receive Status and Control (RCSTAx)
- Baud Rate Control (BAUDCONx)

These are detailed on the following pages in Register 20-1, Register 20-2 and Register 20-3, respectively.

Note: Throughout this section, references to register and bit names that may be associated with a specific USART module are referred to generically by the use of 'x' in place of the specific module number. Thus, "RCSTAx" might refer to the Receive Status register for either EUSART1 or EUSART2

REGISTER 20-1: TXSTAX: TRANSMIT STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-1	R/W-0
CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D

bit 7

bit 7 CSRC: Clock Source Select bit

Asynchronous mode:

Don't care.

Synchronous mode:

- 1 = Master mode (clock generated internally from BRG)
- 0 = Slave mode (clock from external source)
- bit 6 TX9: 9-bit Transmit Enable bit
 - 1 = Selects 9-bit transmission
 - 0 = Selects 8-bit transmission
- bit 5 **TXEN:** Transmit Enable bit
 - 1 = Transmit enabled
 - 0 = Transmit disabled

Note: SREN/CREN overrides TXEN in Sync mode.

- bit 4 SYNC: EUSART Mode Select bit
 - 1 = Synchronous mode
 - 0 = Asynchronous mode
- bit 3 SENDB: Send Break Character bit

Asynchronous mode:

- 1 = Send Sync Break on next transmission (cleared by hardware upon completion)
- 0 = Sync Break transmission completed

Synchronous mode:

Don't care.

bit 2 BRGH: High Baud Rate Select bit

Asynchronous mode:

- 1 = High speed
- 0 = Low speed

Synchronous mode:

Unused in this mode.

- bit 1 TRMT: Transmit Shift Register Status bit
 - 1 = TSR empty
 - 0 = TSR full
- bit 0 **TX9D:** 9th bit of Transmit Data

Can be address/data bit or a parity bit.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

© 2004 Microchip Technology Inc.

REGISTER 20-2: RCSTAX: RECEIVE STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
bit 7							bit 0

bit 0

- bit 7 SPEN: Serial Port Enable bit
 - 1 = Serial port enabled (configures RXx/DTx and TXx/CKx pins as serial port pins)
 - 0 = Serial port disabled (held in Reset)
- bit 6 RX9: 9-bit Receive Enable bit
 - 1 = Selects 9-bit reception
 - 0 = Selects 8-bit reception
- SREN: Single Receive Enable bit bit 5

Asynchronous mode:

Don't care.

Synchronous mode - Master:

- 1 = Enables single receive
- 0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - Slave:

Don't care.

bit 4 **CREN:** Continuous Receive Enable bit

Asynchronous mode:

- 1 = Enables receiver
- 0 = Disables receiver

Synchronous mode:

- 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)
- 0 = Disables continuous receive

bit 3 **ADDEN:** Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1):

- 1 = Enables address detection, enables interrupt and loads the receive buffer when RSR<8> is set
- 0 = Disables address detection, all bytes are received and ninth bit can be used as parity bit

Asynchronous mode 9-bit (RX9 = 0):

Don't care.

bit 2 FERR: Framing Error bit

- 1 = Framing error (can be updated by reading RCREGx register and receiving next valid byte)
- 0 = No framing error
- **OERR:** Overrun Error bit bit 1
 - 1 = Overrun error (can be cleared by clearing bit CREN)
 - 0 = No overrun error
- bit 0 RX9D: 9th bit of Received Data

This can be address/data bit or a parity bit and must be calculated by user firmware.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 20-3: BAUDCONX: BAUD RATE CONTROL REGISTER

R/W-0	R-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0
ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN
bit 7							bit 0

bit 0

bit 7 ABDOVF: Auto-Baud Acquisition Rollover Status bit

> 1 = A BRG rollover has occurred during Auto-Baud Rate Detect mode (must be cleared in software)

0 = No BRG rollover has occurred

bit 6 **RCIDL**: Receive Operation Idle Status bit

> 1 = Receive operation is Idle 0 = Receive operation is active

bit 5 Unimplemented: Read as '0'

bit 4 SCKP: Synchronous Clock Polarity Select bit

> Asynchronous mode: Unused in this mode.

Synchronous mode:

1 = Idle state for clock (CKx) is a high level 0 = Idle state for clock (CKx) is a low level

bit 3 BRG16: 16-bit Baud Rate Register Enable bit

1 = 16-bit Baud Rate Generator - SPBRGHx and SPBRGx

0 = 8-bit Baud Rate Generator - SPBRGx only (Compatible mode), SPBRGHx value ignored

bit 2 Unimplemented: Read as '0' bit 1 WUE: Wake-up Enable bit

Asynchronous mode:

1 = EUSART will continue to sample the RXx pin - interrupt generated on falling edge; bit cleared in hardware on following rising edge

0 = RXx pin not monitored or rising edge detected

Synchronous mode:

Unused in this mode.

bit 0 **ABDEN:** Auto-Baud Detect Enable bit

Asynchronous mode:

- 1 = Enable baud rate measurement on the next character. Requires reception of a Sync field (55h); cleared in hardware upon completion
- 0 = Baud rate measurement disabled or completed

Synchronous mode:

Unused in this mode.

Lea	eı	nd	:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

20.1 Baud Rate Generator (BRG)

The BRG is a dedicated 8-bit or 16-bit generator that supports both the Asynchronous and Synchronous modes of the EUSART. By default, the BRG operates in 8-bit mode; setting the BRG16 bit (BAUDCONx<3>) selects 16-bit mode.

The SPBRGHx:SPBRGx register pair controls the period of a free running timer. In Asynchronous mode, bits BRGH (TXSTAx<2>) and BRG16 (BAUDCONx<3>) also control the baud rate. In Synchronous mode, BRGH is ignored. Table 20-1 shows the formula for computation of the baud rate for different EUSART modes which only apply in Master mode (internally generated clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRGHx:SPBRGx registers can be calculated using the formulas in Table 20-1. From this, the error in baud rate can be determined. An example calculation is shown in Example 20-1. Typical baud rates and error values for the various Asynchronous modes are shown in Table 20-2. It may be advan-

tageous to use the high baud rate (BRGH = 1) or the 16-bit BRG to reduce the baud rate error, or achieve a slow baud rate for a fast oscillator frequency.

Writing a new value to the SPBRGHx:SPBRGx registers causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

20.1.1 OPERATION IN POWER-MANAGED MODES

The device clock is used to generate the desired baud rate. When one of the power-managed modes is entered, the new clock source may be operating at a different frequency. This may require an adjustment to the value in the SPBRGx register pair.

20.1.2 SAMPLING

The data on the RXx pin (either RC7/RX1/DT1 or RG2/RX2/DT2) is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RXx pin.

TABLE 20-1: BAUD RATE FORMULAS

C	onfiguration B	its	BRG/EUSART Mode	Baud Rate Formula
SYNC	BRG16	BRGH	BRG/EUSART Mode	Baud Hate Formula
0	0	0	8-bit/Asynchronous	Fosc/[64 (n + 1)]
0	0	1	8-bit/Asynchronous	F000/[16 (n : 1)]
0	1	0	16-bit/Asynchronous	Fosc/[16 (n + 1)]
0	1	1	16-bit/Asynchronous	
1	. 0 x 1 x		8-bit/Synchronous	Fosc/[4 (n + 1)]
1			16-bit/Synchronous	

Legend: x = Don't care, n = value of SPBRGHx:SPBRGx register pair

EXAMPLE 20-1: CALCULATING BAUD RATE ERROR

For a device with Fosc of 16 MHz, desired baud rate of 9600, Asynchronous mode, 8-bit BRG:

Desired Baud Rate = Fosc/(64 ([SPBRGHx:SPBRGx] + 1))

Solving for SPBRGHx:SPBRGx:

X = ((Fosc/Desired Baud Rate)/64) - 1

= ((16000000/9600)/64) - 1

= [25.042] = 25

Calculated Baud Rate = 16000000/(64 (25 + 1))

= 9615

Error = (Calculated Baud Rate – Desired Baud Rate)/Desired Baud Rate

= (9615 - 9600)/9600 = 0.16%

TABLE 20-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59
BAUDCONx	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	61
SPBRGHx	EUSART Baud Rate Generator Register, High Byte								59
SPBRGx	EUSART B	EUSART Baud Rate Generator Register, Low Byte							59

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the BRG.

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES

		SYNC = 0, BRGH = 0, BRG16 =						316 = 0				
BAUD RATE	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc = 10.000 MHz			Fosc = 8.000 MHz		
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_	_	_	_	_	_	_	_	_	_
1.2	_	_	_	1.221	1.73	255	1.202	0.16	129	1201	-0.16	103
2.4	2.441	1.73	255	2.404	0.16	129	2.404	0.16	64	2403	-0.16	51
9.6	9.615	0.16	64	9.766	1.73	31	9.766	1.73	15	9615	-0.16	12
19.2	19.531	1.73	31	19.531	1.73	15	19.531	1.73	7	_	_	_
57.6	56.818	-1.36	10	62.500	8.51	4	52.083	-9.58	2	_	_	_
115.2	125.000	8.51	4	104.167	-9.58	2	78.125	-32.18	1		_	_

			s'	YNC = 0, E	BRGH = 0	, BRG16 =	0			
BAUD	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.16	207	300	-0.16	103	300	-0.16	51	
1.2	1.202	0.16	51	1201	-0.16	25	1201	-0.16	12	
2.4	2.404	0.16	25	2403	-0.16	12	_	_	_	
9.6	8.929	-6.99	6	_	_	_	_	_	_	
19.2	20.833	8.51	2	_	_	_	_	_	_	
57.6	62.500	8.51	0	_	_	_	_	_	_	
115.2	62.500	-45.75	0	_	_	_	_	_	_	

					SYNC	= 0, BRG	l = 1, BRG	i 16 = 0				
BAUD	Fosc	= 40.000) MHz	Fosc	= 20.000	0 MHz	Fosc	= 10.000	MHz	Fosc = 8.000 MHz		
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	_	_	_	_	_	_	_	_	_	_	_	_
1.2	_	_	_	_	_	_	_	_	_	_	_	_
2.4	_	_	_	_	_	_	2.441	1.73	255	2403	-0.16	207
9.6	9.766	1.73	255	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	_

			s'	YNC = 0, E	BRGH = 1	, BRG16 =	0			
BAUD RATE	Fosc	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	Rate % value (K) Error (decima		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	_	_	_		_	_	300	-0.16	207	
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51	
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25	
9.6	9.615	0.16	25	9615	-0.16	12	_	_	_	
19.2	19.231	0.16	12	_	_	_	_	_	_	
57.6	62.500	8.51	3	_	_	_	_	_	_	
115.2	125.000	8.51	1		_	_		_	_	

TABLE 20-3: BAUD RATES FOR ASYNCHRONOUS MODES (CONTINUED)

					SYNC	= 0, BRGI	l = 0, BRG	i16 = 1				
BAUD RATE	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	c = 8.000	MHz
(K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	8332	0.300	0.02	4165	0.300	0.02	2082	300	-0.04	1665
1.2	1.200	0.02	2082	1.200	-0.03	1041	1.200	-0.03	520	1201	-0.16	415
2.4	2.402	0.06	1040	2.399	-0.03	520	2.404	0.16	259	2403	-0.16	207
9.6	9.615	0.16	259	9.615	0.16	129	9.615	0.16	64	9615	-0.16	51
19.2	19.231	0.16	129	19.231	0.16	64	19.531	1.73	31	19230	-0.16	25
57.6	58.140	0.94	42	56.818	-1.36	21	56.818	-1.36	10	55555	3.55	8
115.2	113.636	-1.36	21	113.636	-1.36	10	125.000	8.51	4	_	_	_

			s	/NC = 0, E	BRGH = 0	, BRG16 =	1			
BAUD	Fosc	= 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
RATE (K)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.04	832	300	-0.16	415	300	-0.16	207	
1.2	1.202	0.16	207	1201	-0.16	103	1201	-0.16	51	
2.4	2.404	0.16	103	2403	-0.16	51	2403	-0.16	25	
9.6	9.615	0.16	25	9615	-0.16	12	_	_	_	
19.2	19.231	0.16	12	_	_	_	_	_	_	
57.6	62.500	8.51	3	_	_	_	_	_	_	
115.2	125.000	8.51	1	_	_	_	_	_	_	

				SYNC = 0	, BRGH =	= 1, BRG16	= 1 or SY	NC = 1,	BRG16 = 1			
BAUD	Fosc	= 40.000) MHz	Fosc	= 20.000) MHz	Fosc	= 10.000) MHz	Fos	c = 8.000	MHz
RATE (K)	Actual Rate (K)	Rate Error value		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)
0.3	0.300	0.00	33332	0.300	0.00	16665	0.300	0.00	8332	300	-0.01	6665
1.2	1.200	0.00	8332	1.200	0.02	4165	1.200	0.02	2082	1200	-0.04	1665
2.4	2.400	0.02	4165	2.400	0.02	2082	2.402	0.06	1040	2400	-0.04	832
9.6	9.606	0.06	1040	9.596	-0.03	520	9.615	0.16	259	9615	-0.16	207
19.2	19.193	-0.03	520	19.231	0.16	259	19.231	0.16	129	19230	-0.16	103
57.6	57.803	0.35	172	57.471	-0.22	86	58.140	0.94	42	57142	0.79	34
115.2	114.943	-0.22	86	116.279	0.94	42	113.636	-1.36	21	117647	-2.12	16

		SYN	IC = 0, BR	GH = 1, BF	RG16 = 1	or SYNC =	1, BRG1	6 = 1		
BAUD RATE	Fos	c = 4.000	MHz	Fos	c = 2.000	MHz	Fosc = 1.000 MHz			
(K)	Actual Rate (K)	Rate % value		Actual Rate (K)	% Error	SPBRG value (decimal)	Actual Rate (K)	% Error	SPBRG value (decimal)	
0.3	0.300	0.01	3332	300	-0.04	1665	300	-0.04	832	
1.2	1.200	0.04	832	1201	-0.16	415	1201	-0.16	207	
2.4	2.404	0.16	415	2403	-0.16	207	2403	-0.16	103	
9.6	9.615	0.16	103	9615	-0.16	51	9615	-0.16	25	
19.2	19.231	0.16	51	19230	-0.16	25	19230	-0.16	12	
57.6	58.824	2.12	16	55555	3.55	8	_	_	_	
115.2	111.111	-3.55	8	_			_		_	

20.1.3 AUTO-BAUD RATE DETECT

The Enhanced USART module supports the automatic detection and calibration of baud rate. This feature is active only in Asynchronous mode and while the WUE bit is clear.

The automatic baud rate measurement sequence (Figure 20-1) begins whenever a Start bit is received and the ABDEN bit is set. The calculation is self-averaging.

In the Auto-Baud Rate Detect (ABD) mode, the clock to the BRG is reversed. Rather than the BRG clocking the incoming RX signal, the RX signal is timing the BRG. In ABD mode, the internal Baud Rate Generator is used as a counter to time the bit period of the incoming serial byte stream.

Once the ABDEN bit is set, the state machine will clear the BRG and look for a Start bit. The Auto-Baud Rate Detect must receive a byte with the value 55h (ASCII "U", which is also the LIN bus Sync character) in order to calculate the proper bit rate. The measurement is taken over both a low and a high bit time in order to minimize any effects caused by asymmetry of the incoming signal. After a Start bit, the SPBRGx begins counting up, using the preselected clock source on the first rising edge of RX. After eight bits on the RXx pin or the fifth rising edge, an accumulated value totalling the proper BRG period is left in the SPBRGHx:SPBRGx register pair. Once the 5th edge is seen (this should correspond to the Stop bit), the ABDEN bit is automatically cleared.

If a rollover of the BRG occurs (an overflow from FFFFh to 0000h), the event is trapped by the ABDOVF status bit (BAUDCONx<7>). It is set in hardware by BRG rollovers and can be set or cleared by the user in software. ABD mode remains active after rollover events and the ABDEN bit remains set (Figure 20-2).

While calibrating the baud rate period, the BRG registers are clocked at 1/8th the preconfigured clock rate. Note that the BRG clock will be configured by the BRG16 and BRGH bits. Independent of the BRG16 bit setting, both the SPBRGx and SPBRGHx will be used as a 16-bit counter. This allows the user to verify that no carry occurred for 8-bit modes by checking for 00h in the SPBRGHx register. Refer to Table 20-4 for counter clock rates to the BRG.

While the ABD sequence takes place, the EUSART state machine is held in Idle. The RCxIF interrupt is set once the fifth rising edge on RX is detected. The value in the RCREGx needs to be read to clear the RCxIF interrupt. The contents of RCREGx should be discarded.

- Note 1: If the WUE bit is set with the ABDEN bit, Auto-Baud Rate Detection will occur on the byte *following* the Break character.
 - 2: It is up to the user to determine that the incoming character baud rate is within the range of the selected BRG clock source. Some combinations of oscillator frequency and EUSART baud rates are not possible due to bit error rates. Overall system timing and communication baud rates must be taken into consideration when using the Auto-Baud Rate Detection feature.

TABLE 20-4: BRG COUNTER CLOCK RATES

BRG16	BRGH	BRG Counter Clock
0	0	Fosc/512
0	1	Fosc/128
1	0	Fosc/128
1	1	Fosc/32

Note: During the ABD sequence, SPBRGx and SPBRGHx are both used as a 16-bit counter, independent of BRG16 setting.

20.1.3.1 ABD and EUSART Transmission

Since the BRG clock is reversed during ABD acquisition, the EUSART transmitter cannot be used during ABD. This means that whenever the ABDEN bit is set, TXREGx cannot be written to. Users should also ensure that ABDEN does not become set during a transmit sequence. Failing to do this may result in unpredictable EUSART operation.

FIGURE 20-1: AUTOMATIC BAUD RATE CALCULATION





FIGURE 20-2: BRG OVERFLOW SEQUENCE



20.2 EUSART Asynchronous Mode

The Asynchronous mode of operation is selected by clearing the SYNC bit (TXSTAx<4>). In this mode, the EUSART uses standard Non-Return-to-Zero (NRZ) format (one Start bit, eight or nine data bits and one Stop bit). The most common data format is 8 bits. An on-chip dedicated 8-bit/16-bit Baud Rate Generator can be used to derive standard baud rate frequencies from the oscillator.

The EUSART transmits and receives the LSb first. The EUSART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The Baud Rate Generator produces a clock, either x16 or x64 of the bit shift rate depending on the BRGH and BRG16 bits (TXSTAx<2> and BAUDCONx<3>). Parity is not supported by the hardware, but can be implemented in software and stored as the 9th data bit.

When operating in Asynchronous mode, the EUSART module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver
- Auto-Wake-up on Sync Break Character
- 12-bit Break Character Transmit
- · Auto-Baud Rate Detection

20.2.1 EUSART ASYNCHRONOUS TRANSMITTER

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the Stop bit has been transmitted from the previous load. As soon as the Stop bit is transmitted, the TSR is loaded with new data from the TXREGx register (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one TcY), the TXREGx register is empty and the TXxIF flag bit (PIR1<4>) is set. This interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE (PIE1<4>). TXxIF will be set regardless of the state of TXxIE; it cannot be cleared in software. TXxIF is also not cleared immediately upon loading TXREGx, but becomes valid in the second instruction cycle following the load instruction. Polling TXxIF immediately following a load of TXREGx will return invalid results.

While TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
 - **2:** Flag bit TXxIF is set when enable bit TXEN is set.

To set up an Asynchronous Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXxIE.
- If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN which will also set bit TXxIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREGx register (starts transmission).
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-3: EUSART TRANSMIT BLOCK DIAGRAM




FIGURE 20-4: ASYNCHRONOUS TRANSMISSION




FIGURE 20-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 20-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60
TRISC	PORTC Da	ata Direction	Register						60
TRISG	_	_	_	Data Direct	tion Control	Register for	PORTG		60
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59
TXREGx	EUSART T	ransmit Reg	ister						59
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59
BAUDCONx	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	61
SPBRGHx	EUSART B	USART Baud Rate Generator Register, High Byte							
SPBRGx	EUSART B	Baud Rate G	enerator Re	gister, Low	Byte				59

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous transmission.

20.2.2 EUSART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 20-6. The data is received on the RXx pin and drives the data recovery block. The data recovery block is actually a high-speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:


- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCxIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- Flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if enable bit. RCxIE. was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREGx register.
- If any error occurred, clear the error by clearing enable bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

20.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRGH and BRG16 bits, as required, to achieve the desired baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- If interrupts are required, set the RCEN bit and select the desired priority level with the RCxIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- The RCxIF bit will be set when reception is complete. The interrupt will be Acknowledged if the RCxIE and GIE bits are set.
- 8. Read the RCSTAx register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- Read RCREGx to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.

FIGURE 20-6: EUSART RECEIVE BLOCK DIAGRAM








TABLE 20-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	
TRISC	PORTC Da	ata Direction	Register						60	
TRISG	_	_	_	Data Direc	tion Control	Register fo	r PORTG		60	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59	
RCREGx	EUSART F	Receive Regis	ster						59	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59	
BAUDCONx	ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN								61	
SPBRGHx	EUSART Baud Rate Generator Register, High Byte									
SPBRGx	EUSART E	Baud Rate Ge	nerator Re	gister, Low	Byte				59	

Legend: — = unimplemented locations read as '0'. Shaded cells are not used for asynchronous reception.

20.2.4 AUTO-WAKE-UP ON SYNC BREAK CHARACTER

During Sleep mode, all clocks to the EUSART are suspended. Because of this, the Baud Rate Generator is inactive and a proper byte reception cannot be performed. The auto-wake-up feature allows the controller to wake-up due to activity on the RXx/DTx line, while the EUSART is operating in Asynchronous mode.

The auto-wake-up feature is enabled by setting the WUE bit (BAUDCONx<1>). Once set, the typical receive sequence on RXx/DTx is disabled and the EUSART remains in an Idle state, monitoring for a wake-up event independent of the CPU mode. A wake-up event consists of a high-to-low transition on the

RXx/DTx line. (This coincides with the start of a Sync Break or a Wake-up Signal character for the LIN protocol.)

Following a wake-up event, the module generates an RCxIF interrupt. The interrupt is generated synchronously to the Q clocks in normal operating modes (Figure 20-8) and asynchronously, if the device is in Sleep mode (Figure 20-9). The interrupt condition is cleared by reading the RCREGx register.

The WUE bit is automatically cleared once a low-tohigh transition is observed on the RX line following the wake-up event. At this point, the EUSART module is in Idle mode and returns to normal operation. This signals to the user that the Sync Break event is over.

20.2.4.1 Special Considerations Using Auto-Wake-up

Since auto-wake-up functions by sensing rising edge transitions on RXx/DTx, information with any state changes before the Stop bit may signal a false end-of-character and cause data or framing errors. To work properly, therefore, the initial character in the transmission must be all '0's. This can be 00h (8 bytes) for standard RS-232 devices or 000h (12 bits) for LIN bus.

Oscillator start-up time must also be considered, especially in applications using oscillators with longer start-up intervals (i.e., XT or HS mode). The Sync Break (or Wake-up Signal) character must be of sufficient length and be followed by a sufficient interval to allow enough time for the selected oscillator to start and provide proper initialization of the EUSART.

20.2.4.2 Special Considerations Using the WUE Bit

The timing of WUE and RCxIF events may cause some confusion when it comes to determining the validity of received data. As noted, setting the WUE bit places the EUSART in an Idle mode. The wake-up event causes a receive interrupt by setting the RCxIF bit. The WUE bit is cleared after this when a rising edge is seen on RXx/DTx. The interrupt condition is then cleared by reading the RCREGx register. Ordinarily, the data in RCREGx will be dummy data and should be discarded.

The fact that the WUE bit has been cleared (or is still set) and the RCxIF flag is set should not be used as an indicator of the integrity of the data in RCREGx. Users should consider implementing a parallel method in firmware to verify received data integrity.

To assure that no actual data is lost, check the RCIDL bit to verify that a receive operation is not in process. If a receive operation is not occurring, the WUE bit may then be set just prior to entering the Sleep mode.

FIGURE 20-8: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING NORMAL OPERATION





FIGURE 20-9: AUTO-WAKE-UP BIT (WUE) TIMINGS DURING SLEEP



Note 1: If the wake-up event requires long oscillator warm-up time, the auto-clear of the WUE bit can occur before the oscillator is ready. This sequence should not depend on the presence of Q clocks.

2: The EUSART remains in Idle while the WUE bit is set.

20.2.5 BREAK CHARACTER SEQUENCE

The EUSART module has the capability of sending the special Break character sequences that are required by the LIN bus standard. The Break character transmit consists of a Start bit, followed by twelve '0' bits and a Stop bit. The frame Break character is sent whenever the SENDB and TXEN bits (TXSTAx<3> and TXSTAx<5>) are set while the Transmit Shift register is loaded with data. Note that the value of data written to TXREGx will be ignored and all '0's will be transmitted.

The SENDB bit is automatically reset by hardware after the corresponding Stop bit is sent. This allows the user to preload the transmit FIFO with the next transmit byte following the Break character (typically, the Sync character in the LIN specification).

Note that the data value written to the TXREGx for the Break character is ignored. The write simply serves the purpose of initiating the proper sequence.

The TRMT bit indicates when the transmit operation is active or Idle, just as it does during normal transmission. See Figure 20-10 for the timing of the Break character sequence.

20.2.5.1 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an Auto-Baud Sync byte. This sequence is typical of a LIN bus master.

- Configure the EUSART for the desired mode.
- Set the TXEN and SENDB bits to set up the Break character.
- 3. Load the TXREGx with a dummy character to initiate transmission (the value is ignored).
- Write '55h' to TXREGx to load the Sync character into the transmit FIFO buffer.
- After the Break has been sent, the SENDB bit is reset by hardware. The Sync character now transmits in the preconfigured mode.

When the TXREGx becomes empty, as indicated by the TXxIF, the next data byte can be written to TXREGx.

20.2.6 RECEIVING A BREAK CHARACTER


The enhanced USART module can receive a Break character in two ways.

The first method forces configuration of the baud rate at a frequency of 9/13 the typical speed. This allows for the Stop bit transition to be at the correct sampling location (13 bits for Break versus Start bit and 8 data bits for typical data).

The second method uses the auto-wake-up feature described in **Section 20.2.4** "**Auto-Wake-up on Sync Break Character**". By enabling this feature, the EUSART will sample the next two transitions on RXx/DTx, cause an RCxIF interrupt and receive the next data byte followed by another interrupt.

Note that following a Break character, the user will typically want to enable the Auto-Baud Rate Detect feature. For both methods, the user can set the ABD bit once the TXxIF interrupt is observed.





20.3 EUSART Synchronous Master Mode

The Synchronous Master mode is entered by setting the CSRC bit (TXSTAx<7>). In this mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTAx<4>). In addition, enable bit SPEN (RCSTAx<7>) is set in order to configure the TXx and RXx pins to CK (clock) and DT (data) lines, respectively.

The Master mode indicates that the processor transmits the master clock on the CKx line. Clock polarity is selected with the SCKP bit (BAUDCONx<4>); setting SCKP sets the Idle state on CK as high, while clearing the bit sets the Idle state as low. This option is provided to support Microwire devices with this module.

20.3.1 EUSART SYNCHRONOUS MASTER TRANSMISSION

The EUSART transmitter block diagram is shown in Figure 20-3. The heart of the transmitter is the Transmit (Serial) Shift Register (TSR). The Shift register obtains its data from the Read/Write Transmit Buffer register, TXREGx. The TXREGx register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREGx (if available).

Once the TXREGx register transfers the data to the TSR register (occurs in one Tcy), the TXREGx is empty and the TXxIF flag bit is set. The interrupt can be enabled or disabled by setting or clearing the interrupt enable bit, TXxIE. TXxIF is set regardless of the state of enable bit TXxIE; it cannot be cleared in software. It will reset only when new data is loaded into the TXREGx register.

While flag bit TXxIF indicates the status of the TXREGx register, another bit, TRMT (TXSTAx<1>), shows the status of the TSR register. TRMT is a read-only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user must poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

To set up a Synchronous Master Transmission:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set

FIGURE 20-11: SYNCHRONOUS TRANSMISSION




FIGURE 20-12: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




TABLE 20-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60		
TRISC	PORTC Da	ta Direction	Register						60		
TRISG	_	1	_	Data Direct	tion Control	Register fo	r PORTG		60		
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59		
TXREGx	EUSART T	ransmit Reg	ister						59		
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59		
BAUDCONx	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	61		
SPBRGHx	EUSART E	EUSART Baud Rate Generator Register, High Byte									
SPBRGx	EUSART E	Baud Rate G	enerator Re	gister, Low	Byte				59		

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master transmission.

20.3.2 EUSART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either the Single Receive Enable bit, SREN (RCSTAx<5>), or the Continuous Receive Enable bit, CREN (RCSTAx<4>). Data is sampled on the RXx pin on the falling edge of the clock.

If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- Initialize the SPBRGHx:SPBRGx registers for the appropriate baud rate. Set or clear the BRG16 bit, as required, to achieve the desired baud rate.
- Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, set enable bit RCxIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit, RCxIF, will be set when reception is complete and an interrupt will be generated if the enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREGx register.
- If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

FIGURE 20-13: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)




TABLE 20-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	
TRISC	PORTC Dat	PORTC Data Direction Register								
TRISG	_	_	_	Data Directi	on Control R	egister for Po	ORTG		60	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59	
RCREGx	EUSART R	eceive Regist	er						59	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59	
BAUDCONx	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	61	
SPBRGHx	EUSART Baud Rate Generator Register, High Byte									
SPBRGx	EUSART Ba	aud Rate Ger	nerator Regis	ster, Low Byt	е	•		•	59	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous master reception.

20.4 EUSART Synchronous Slave Mode

Synchronous Slave mode is entered by clearing bit, CSRC (TXSTAx<7>). This mode differs from the Synchronous Master mode in that the shift clock is supplied externally at the CKx pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in any low-power mode.

20.4.1 EUSART SYNCHRONOUS SLAVE TRANSMISSION

The operation of the Synchronous Master and Slave modes are identical, except in the case of the Sleep mode.

If two words are written to the TXREGx and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- The second word will remain in the TXREGx register.
- c) Flag bit, TXxIF, will not be set.
- d) When the first word has been shifted out of TSR, the TXREGx register will transfer the second word to the TSR and flag bit, TXxIF, will now be set.
- If enable bit TXxIE is set, the interrupt will wake the chip from Sleep. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXxIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREGx register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

TABLE 20-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60		
TRISC	PORTC Da	PORTC Data Direction Register									
TRISG	_	_	_	Data Direct	ion Control	Register for	PORTG		60		
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59		
TXREGx	EUSART T	ransmit Regi	ster						59		
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59		
BAUDCONx	ABDOVF RCIDL — SCKP BRG16 — WUE ABDEN										
SPBRGHx	EUSART B	EUSART Baud Rate Generator Register, High Byte									
SPBRGx	EUSART B	USART Baud Rate Generator Register, Low Byte									

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave transmission.

20.4.2 EUSART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of Sleep, or any Idle mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting the CREN bit prior to entering Sleep or any Idle mode, then a word may be received while in this low-power mode. Once the word is received, the RSR register will transfer the data to the RCREGx register; if the RCxIE enable bit is set, the interrupt generated will wake the chip from the low-power mode. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCxIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit, RCxIF, will be set when reception is complete. An interrupt will be generated if enable bit, RCxIE, was set.
- Read the RCSTAx register to get the 9th bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREGx register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set

TABLE 20-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57	
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60	
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60	
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60	
TRISC	PORTC Da	ata Direction	Register						60	
TRISG	_	_	_	Data Direct	tion Control	Register for	PORTG		60	
RCSTAx	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	59	
RCREGx	EUSART F	Receive Regi	ster						59	
TXSTAx	CSRC	TX9	TXEN	SYNC	SENDB	BRGH	TRMT	TX9D	59	
BAUDCONx	ABDOVF	RCIDL	_	SCKP	BRG16	_	WUE	ABDEN	61	
SPBRGHx	EUSART Baud Rate Generator Register, High Byte									
SPBRGx	EUSART B	Baud Rate Ge	enerator Re	gister, Low	Byte				59	

Legend: — = unimplemented, read as '0'. Shaded cells are not used for synchronous slave reception.

21.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has 12 inputs for the 64-pin devices and 16 for the 80-pin devices. This module allows conversion of an analog input signal to a corresponding 10-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 21-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 21-2, configures the functions of the port pins. The ADCON2 register, shown in Register 21-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 21-1: ADCON0: A/D CONTROL REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7		•	•				bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-2 CHS3:CHS0: Analog Channel Select bits

0000 = Channel 0 (AN0)

0001 = Channel 1 (AN1)

0010 = Channel 2 (AN2)

0011 = Channel 3 (AN3)

0100 = Channel 4 (AN4)

0101 = Channel 5 (AN5)

0110 = Channel 6 (AN6)

0111 = Channel 7 (AN7)

1000 = Channel 8 (AN8)

1001 = Channel 9 (AN9)

1010 = Channel 10 (AN10)

1011 = Channel 11 (AN11) 1100 = Channel 12 (AN12)⁽¹⁾

1101 = Channel 13 (AN13)(1)

1110 = Channel 14 (AN14)(1)

1111 = Channel 15 (AN15)(1)

Note 1: These channels are not implemented on 64-pin devices.

bit 1 GO/DONE: A/D Conversion Status bit

When ADON = $\underline{1}$:

1 = A/D conversion in progress

0 = A/D Idle

bit 0 ADON: A/D On bit

1 = A/D converter module is enabled

0 = A/D converter module is disabled

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 21-2: ADCON1: A/D CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0

bit 7 bit 0

bit 7-6 Unimplemented: Read as '0'

bit 5-4 VCFG<1:0>: Voltage Reference Configuration bits

	A/D VREF+	A/D VREF-
00	AVDD	AVss
01	External VREF+	AVss
10	AVDD	External VREF-
11	External VREF+	External VREF-

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits:

PCFG3: PCFG0	AN15 ⁽¹⁾	AN14 ⁽¹⁾	AN13 ⁽¹⁾	AN12 ⁽¹⁾	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	ANO
0000	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D

A = Analog input

D = Digital I/O

Note 1: AN15 through AN12 are available only on 80-pin devices.

Legend:

 $R = Readable \ bit$ $W = Writable \ bit$ $U = Unimplemented \ bit, read \ as '0'$

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

REGISTER 21-3: ADCON2: A/D CONTROL REGISTER 2

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0

bit 7 bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified0 = Left justified

bit 6 Unimplemented: Read as '0'

bit 5-3 ACQT2:ACQT0: A/D Acquisition Time Select bits

111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD⁽¹⁾

bit 2-0 ADCS2:ADCS0: A/D Conversion Clock Select bits

111 = FRC (clock derived from A/D RC oscillator)(1)

110 = Fosc/64 101 = Fosc/16

100 = Fosc/4

011 = FRC (clock derived from A/D RC oscillator)(1)

010 = Fosc/32

001 = Fosc/8

000 = Fosc/2

Note 1: If the A/D FRC clock source is selected, a delay of one TCY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

Legend:

 $R = Readable \ bit$ $W = Writable \ bit$ $U = Unimplemented \ bit, read \ as '0'$ -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF- pins.


The A/D converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D converter can be configured as an analog input, or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 21-1.

FIGURE 21-1: A/D BLOCK DIAGRAM



The value in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.


After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 21.1** "A/D Acquisition Requirements". After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:


- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - Set ADIE bit
 - · Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)

- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared OR
 - Waiting for the A/D interrupt
- Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.









21.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (Chold) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 21-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor Chold. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

To calculate the minimum acquisition time, Equation 21-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 21-3 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions:

 $\begin{array}{lll} \text{CHOLD} & = & 25 \text{ pF} \\ \text{Rs} & = & 2.5 \text{ k}\Omega \\ \text{Conversion Error} & \leq & 1/2 \text{ LSb} \end{array}$

VDD = $5V \rightarrow Rss = 2 k\Omega$ Temperature = $85^{\circ}C$ (system max.)

EQUATION 21-1: ACQUISITION TIME

```
TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient

= TAMP + TC + TCOFF
```

EQUATION 21-2: A/D MINIMUM CHARGING TIME

```
\begin{array}{lll} V_{HOLD} & = & (V_{REF} - (V_{REF}/2048)) \bullet (1 - e^{(-T_{C}/C_{HOLD}(R_{IC} + R_{SS} + R_{S}))}) \\ \text{or} \\ T_{C} & = & -(C_{HOLD})(R_{IC} + R_{SS} + R_{S}) \ln(1/2048) \end{array}
```

EQUATION 21-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

```
TACO
                     TAMP + TC + TCOFF
TAMP
                     0.2 \mu s
TCOFF
                     (Temp - 25^{\circ}C)(0.02 \mu s/^{\circ}C)
                     (85^{\circ}C - 25^{\circ}C)(0.02 \,\mu\text{s}/^{\circ}C)
                     1.2 \mu s
Temperature coefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 ms.
TC
                     -(CHOLD)(RIC + RSS + RS) ln(1/2047) \mu s
                     -(25 \text{ pF}) (1 \text{ k}\Omega + 2 \text{ k}\Omega + 2.5 \text{ k}\Omega) \ln(0.0004883) \text{ }\mu\text{s}
                     1.05 \mu s
TACQ
                     0.2 \mu s + 1 \mu s + 1.2 \mu s
                     2.4 \mu s
```

21.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

21.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 11 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- · Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130, Table 28-27 for more information).

Table 21-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 21-1: TAD vs. DEVICE OPERATING FREQUENCIES

AD Cloc	k Source (TAD)	Maximum Dev	ice Frequency
Operation	ADCS2:ADCS0	PIC18F6627/6722/8627/8722	PIC18F6627/6722/8627/8722 ⁽⁴⁾
2 Tosc	000	2.86 MHz	1.43 kHz
4 Tosc	100	5.71 MHz	2.86 MHz
8 Tosc	001	11.43 MHz	5.72 MHz
16 Tosc	101	22.86 MHz	11.43 MHz
32 Tosc	010	40.0 MHz	22.86 MHz
64 Tosc	110	40.0 MHz	22.86 MHz
RC ⁽³⁾	x11	1.00 MHz ⁽¹⁾	1.00 MHz ⁽²⁾

- Note 1: The RC source has a typical TAD time of 1.2 μs .
 - 2: The RC source has a typical TAD time of 2.5 μ s.
 - **3:** For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or the A/D accuracy may be out of specification.
 - 4: Low-power (PIC18LFXXXX) devices only.

21.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ACQT2:ACQT0 and ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used in that mode. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in the Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

21.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISF and TRISH registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the Port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert as analog inputs. Analog levels on a digitally configured input will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - **3:** The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG0 bits in ADCON1 are reset.

21.6 A/D Conversions

Figure 21-4 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 21-5 shows the operation of the A/D converter after the GO bit has been set and the ACQT2:ACQT0 bits are set to '010' and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers).

After the A/D conversion is completed or aborted, a 2 TAD wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.

21.7 Discharge

The discharge phase is used to initialize the value of the capacitor array. The array is discharged before every sample. This feature helps to optimize the unitygain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.







FIGURE 21-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



21.8 Use of the CCP2 Trigger

An A/D conversion can be started by the special event trigger of the ECCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/DONE bit will be set, starting the A/D acquisition and conversion and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal

software overhead (moving ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate Tacq time selected before the special event trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the special event trigger will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

TABLE 21-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page		
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57		
PIR1	PSPIF	ADIF	RC1IF	TX1IF	SSP1IF	CCP1IF	TMR2IF	TMR1IF	60		
PIE1	PSPIE	ADIE	RC1IE	TX1IE	SSP1IE	CCP1IE	TMR2IE	TMR1IE	60		
IPR1	PSPIP	ADIP	RC1IP	TX1IP	SSP1IP	CCP1IP	TMR2IP	TMR1IP	60		
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60		
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60		
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60		
ADRESH	A/D Result	Register, Hi	gh Byte						59		
ADRESL	A/D Result	Register, Lo	w Byte						59		
ADCON0	_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	59		
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	59		
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	59		
TRISA	TRISA7 ⁽¹⁾ TRISA6 ⁽¹⁾ PORTA Data Direction Control Register										
TRISF	PORTF Data Direction Control Register										
TRISH ⁽²⁾	PORTH Dat	ta Direction (Control Reg	ister					60		

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

2: These registers are not implemented on 64-pin devices.

22.0 COMPARATOR MODULE

The analog comparator module contains two comparators that can be configured in a variety of ways. The inputs can be selected from the analog inputs multiplexed with pins RF1 through RF6, as well as the on-chip voltage reference (see Section 23.0 "Comparator Voltage Reference Module"). The digital outputs (normal or inverted) are available at the pin level and can also be read through the control register.

The CMCON register (Register 22-1) selects the comparator input and output configuration. Block diagrams of the various comparator configurations are shown in Figure 22-1.

REGISTER 22-1: CMCON: COMPARATOR MODULE CONTROL REGISTER

	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	C2OUT	C10UT	C2INV	C1INV	CIS	CM2	CM1	CM0
b	it 7							bit 0

bit 7 C2OUT: Comparator 2 Output bit

When C2INV = 0:

1 = C2 VIN+ > C2 VIN-

0 = C2 VIN+ < C2 VIN-

When C2INV = 1:

1 = C2 VIN+ < C2 VIN-

0 = C2 VIN+ > C2 VIN-

bit 6 C10UT: Comparator 1 Output bit

When C1INV = 0:

1 = C1 VIN+ > C1 VIN-

0 = C1 Vin+ < C1 Vin-

When C1INV = 1:

1 = C1 VIN+ < C1 VIN-

0 = C1 Vin+ > C1 Vin-

bit 5 C2INV: Comparator 2 Output Inversion bit

1 = C2 output inverted

0 = C2 output not inverted

bit 4 C1INV: Comparator 1 Output Inversion bit

1 = C1 output inverted

0 = C1 output not inverted

bit 3 CIS: Comparator Input Switch bit

When CM2:CM0 = 110:

1 = C1 VIN- connects to RF5/AN10/CVREF

C2 VIN- connects to RF3/AN8

0 = C1 VIN- connects to RF6/AN11

C2 VIN- connects to RF4/AN9

bit 2-0 CM2:CM0: Comparator mode bits

Figure 22-1 shows the Comparator modes and the CM2:CM0 bit settings.

മവ	ทต	

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown


22.1 Comparator Configuration

There are eight modes of operation for the comparators, shown in Figure 22-1. Bits CM2:CM0 of the CMCON register are used to select these modes. The TRISF register controls the data direction of the comparator pins for each mode. If the Comparator mode is

changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 28.0** "Electrical Characteristics".

Note: Comparator interrupts should be disabled during a Comparator mode change; otherwise, a false interrupt may occur.

FIGURE 22-1: COMPARATOR I/O OPERATING MODES




22.2 Comparator Operation

A single comparator is shown in Figure 22-2, along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 22-2 represent the uncertainty, due to input offsets and response time.

22.3 Comparator Reference

Depending on the comparator operating mode, either an external or internal voltage reference may be used. The analog signal present at VIN- is compared to the signal at VIN+ and the digital output of the comparator is adjusted accordingly (Figure 22-2).

FIGURE 22-2: SINGLE COMPARATOR



22.3.1 EXTERNAL REFERENCE SIGNAL

When external voltage references are used, the comparator module can be configured to have the comparators operate from the same or different reference sources. However, threshold detector applications may require the same reference. The reference signal must be between Vss and VDD and can be applied to either pin of the comparator(s).

22.3.2 INTERNAL REFERENCE SIGNAL

The comparator module also allows the selection of an internally generated voltage reference from the comparator voltage reference module. This module is described in more detail in **Section 23.0 "Comparator Voltage Reference Module"**.

The internal reference is only available in the mode where four inputs are multiplexed to two comparators (CM2:CM0 = 110). In this mode, the internal voltage reference is applied to the VIN+ pin of both comparators.

22.4 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output has a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator outputs. Otherwise, the maximum delay of the comparators should be used (see Section 28.0 "Electrical Characteristics").

22.5 Comparator Outputs

The comparator outputs are read through the CMCON register. These bits are read-only. The comparator outputs may also be directly output to the RF1 and RF2 I/O pins. When enabled, multiplexors in the output path of the RF1 and RF2 pins will switch and the output of each pin will be the unsynchronized output of the comparator. The uncertainty of each of the comparators is related to the input offset voltage and the response time given in the specifications. Figure 22-3 shows the comparator output block diagram.

The TRISF bits will still function as an output enable/ disable for the RF1 and RF2 pins while in this mode.

The polarity of the comparator outputs can be changed using the C2INV and C1INV bits (CMCON<4:5>).

- Note 1: When reading the Port register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert an analog input according to the Schmitt Trigger input specification.
 - **2:** Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.




FIGURE 22-3: COMPARATOR OUTPUT BLOCK DIAGRAM

22.6 Comparator Interrupts

The comparator interrupt flag is set whenever there is a change in the output value of either comparator. Software will need to maintain information about the status of the output bits, as read from CMCON<7:6>, to determine the actual change that occurred. The CMIF bit (PIR2<6>) is the Comparator Interrupt Flag. The CMIF bit must be reset by clearing it. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

Both the CMIE bit (PIE2<6>) and the PEIE bit (INTCON<6>) must be set to enable the interrupt. In addition, the GIE bit (INTCON<7>) must also be set. If any of these bits are clear, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

Note: If a change in the CMCON register (C1OUT or C2OUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR registers) interrupt flag may not get set.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- Any read or write of CMCON will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON will end the mismatch condition and allow flag bit CMIF to be cleared.

22.7 Comparator Operation During Sleep

When a comparator is active and the device is placed in Sleep mode, the comparator remains active and the interrupt is functional if enabled. This interrupt will wake-up the device from Sleep mode, when enabled. Each operational comparator will consume additional current, as shown in the comparator specifications. To minimize power consumption while in Sleep mode, turn off the comparators (CM2:CM0 = 111) before entering Sleep. If the device wakes up from Sleep, the contents of the CMCON register are not affected.

22.8 Effects of a Reset

A device Reset forces the CMCON register to its Reset state, causing the comparator modules to be turned off (CM2:CM0 = 000). However, the input pins (RF3 through RF6) are configured as analog inputs by default on device Reset. The I/O configuration for these pins is also determined by the setting of the PCFG3:PCFG0 bits (ADCON1<3:0>). Therefore, device current is minimized when analog inputs are present at Reset time.

22.9 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 22-4. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this

range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up condition may occur. A maximum source impedance of 10 $k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

FIGURE 22-4: COMPARATOR ANALOG INPUT MODEL




TABLE 22-1: REGISTERS ASSOCIATED WITH COMPARATOR MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CMCON	C2OUT	C1OUT	C2INV	C1INV	CIS	CM2	CM1	CM0	59
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	60
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
TRISF	TRISF PORTF Data Direction Control Register							60	

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the comparator module.

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE MODULE

The comparator voltage reference is a 16-tap resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it may also be used independently of them.

A block diagram of the module is shown in Figure 23-1. The resistor ladder is segmented to provide two ranges of CVREF values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/VSS or an external voltage reference.

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 23-1). The comparator voltage reference provides two ranges of output voltage, each with 16 distinct levels. The range to be

used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution. The equations used to calculate the output of the comparator voltage reference are as follows:

```
If CVRR = 1:
CVREF = ((CVR3:CVR0)/24) x (CVRSRC)
If CVRR = 0:
CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) x
(CVRSRC)
```

The comparator reference supply voltage can come from either VDD and Vss, or the external VREF+ and VREF- that are multiplexed with RA2 and RA3. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output (see Table 28-3 in Section 28.0 "Electrical Characteristics").

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE ⁽¹⁾	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0

bit 7 CVREN: Comparator Voltage Reference Enable bit

1 = CVREF circuit powered on

0 = CVREF circuit powered down

bit 6 **CVROE**: Comparator VREF Output Enable bit⁽¹⁾

1 = CVREF voltage level is also output on the RF5/AN10/CVREF pin

0 = CVREF voltage is disconnected from the RF5/AN10/CVREF pin

Note 1: CVROE overrides the TRISF<5> bit setting.

bit 5 CVRR: Comparator VREF Range Selection bit

1 = 0 to 0.667 CVRSRC, with CVRSRC/24 step size (low range)

0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size (high range)

bit 4 CVRSS: Comparator VREF Source Selection bit

1 = Comparator reference source, CVRSRC = (VREF+) - (VREF-)

0 = Comparator reference source, CVRSRC = AVDD - AVSS

bit 3-0 **CVR3:CVR0:** Comparator VREF Value Selection bits $(0 \le (CVR3:CVR0) \le 15)$

When CVRR = 1:

CVREF = ((CVR3:CVR0)/24) • (CVRSRC)

When CVRR = 0:

CVREF = (CVRSRC/4) + ((CVR3:CVR0)/32) • (CVRSRC)

	Legend:				
R = Readable bit		W = Writable bit	U = Unimplemented	bit, read as '0'	
	-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	




FIGURE 23-1: VOLTAGE REFERENCE BLOCK DIAGRAM

23.2 Voltage Reference Accuracy/Error

The full range of voltage reference cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 23-1) keep CVREF from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the CVREF output changes with fluctuations in that source. The tested absolute accuracy of the voltage reference can be found in **Section 28.0** "Electrical Characteristics".

23.3 Operation During Sleep

When the device wakes up from Sleep through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

23.4 Effects of a Reset

A device Reset disables the voltage reference by clearing bit, CVREN (CVRCON<7>). This Reset also disconnects the reference from the RF5 pin by clearing bit, CVROE (CVRCON<6>) and selects the high-voltage range by clearing bit, CVRR (CVRCON<5>). The CVR value select bits are also cleared.

23.5 Connection Considerations

The voltage reference module operates independently of the comparator module. The output of the reference generator may be connected to the RF5 pin if the CVROE bit is set. Enabling the voltage reference output onto RF5 when it is configured as a digital input will increase current consumption. Connecting RF5 as a digital output with CVRSS enabled will also increase current consumption.

The RF5 pin can be used as a simple D/A output with limited drive capability. Due to the limited current drive capability, a buffer must be used on the voltage reference output for external connections to VREF. Figure 23-2 shows an example buffering technique.

FIGURE 23-2: VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE




TABLE 23-1: REGISTERS ASSOCIATED WITH COMPARATOR VOLTAGE REFERENCE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
CVRCON	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	59
CMCON	C2OUT	C2OUT C1OUT C2INV C1INV CIS CM2 CM1 CM0							59
TRISF	PORTF Data Direction Control Register							60	

Legend: Shaded cells are not used with the comparator voltage reference.

NOTES:

© 2004 Microchip Technology Inc.

24.0 HIGH/LOW-VOLTAGE DETECT (HLVD)

PIC18F6627/6722/8627/8722 devices have a High/Low-Voltage Detect module (HLVD). This is a programmable circuit that allows the user to specify both a device voltage trip point and the direction of change from that point. If the device experiences an excursion past the trip point in that direction, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to the interrupt.

The High/Low-Voltage Detect Control register (Register 24-1) completely controls the operation of the HLVD module. This allows the circuitry to be "turned off" by the user under software control, which minimizes the current consumption for the device.

The block diagram for the HLVD module is shown in Figure 24-1.

REGISTER 24-1: HLVDCON: HIGH/LOW-VOLTAGE DETECT CONTROL REGISTER

R/W-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
VDIRMAG	_	IRVST	HLVDEN	HLVDL3 ⁽¹⁾	HLVDL2 ⁽¹⁾	HLVDL1 ⁽¹⁾	HLVDL0 ⁽¹⁾
bit 7							bit 0

bit 7 VDIRMAG: Voltage Direction Magnitude Select bit

1 = Event occurs when voltage equals or exceeds trip point (HLVDL3:HLDVL0)

0 = Event occurs when voltage equals or falls below trip point (HLVDL3:HLVDL0)

bit 6 Unimplemented: Read as '0'

bit 5 IRVST: Internal Reference Voltage Stable Flag bit

1 = Indicates that the voltage detect logic will generate the interrupt flag at the specified voltage range

0 = Indicates that the voltage detect logic will not generate the interrupt flag at the specified voltage range and the HLVD interrupt should not be enabled

bit 4 **HLVDEN:** High/Low-Voltage Detect Power Enable bit

1 = HLVD enabled

0 = HLVD disabled

bit 3-0 **HLVDL3:HLVDL0:** Voltage Detection Limit bits⁽¹⁾

1111 = External analog input is used (input comes from the HLVDIN pin)

1110 = Maximum setting

•

•

0000 = Minimum setting

Note 1: See Table 28-4 for specifications.

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

The module is enabled by setting the HLVDEN bit. Each time that the HLVD module is enabled, the circuitry requires some time to stabilize. The IRVST bit is a read-only bit and is used to indicate when the circuit is stable. The module can only generate an interrupt after the circuit is stable and IRVST is set.

The VDIRMAG bit determines the overall operation of the module. When VDIRMAG is cleared, the module monitors for drops in VDD below a predetermined set point. When the bit is set, the module monitors for rises in VDD above the set point.

24.1 Operation


When the HLVD module is enabled, a comparator uses an internally generated reference voltage as the set point. The set point is compared with the trip point, where each node in the resistor divider represents a trip point voltage. The "trip point" voltage is the voltage level at which the device detects a high or low-voltage

event, depending on the configuration of the module. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal by setting the HLVDIF bit.

The trip point voltage is software programmable to any one of 16 values. The trip point is selected by programming the HLVDL3:HLVDL0 bits (HLVDCON<3:0>).

The HLVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits HLVDL3:HLVDL0 are set to '1111'. In this state, the comparator input is multiplexed from the external input pin, HLVDIN. This gives users flexibility because it allows them to configure the High/Low-Voltage Detect interrupt to occur at any voltage in the valid operating range.

FIGURE 24-1: HLVD MODULE BLOCK DIAGRAM (WITH EXTERNAL INPUT)



24.2 HLVD Setup

The following steps are needed to set up the HLVD module:

- 1. Write the value to the HLVDL3:HLVDL0 bits that selects the desired HLVD trip point.
- Set the VDIRMAG bit to detect high voltage (VDIRMAG = 1) or low voltage (VDIRMAG = 0).
- Enable the HLVD module by setting the HLVDEN bit.
- 4. Clear the HLVD interrupt flag (PIR2<2>), which may have been set from a previous interrupt.
- Enable the HLVD interrupt if interrupts are desired by setting the HLVDIE and GIE bits (PIE2<2> and INTCON<7>). An interrupt will not be generated until the IRVST bit is set.

24.3 Current Consumption


When the module is enabled, the HLVD comparator and voltage divider are enabled and will consume static current. The total current consumption, when enabled, is specified in electrical specification parameter D022B (Section 28.2 "DC Characteristics").


Depending on the application, the HLVD module does not need to be operating constantly. To decrease the current requirements, the HLVD circuitry may only need to be enabled for short periods where the voltage is checked. After doing the check, the HLVD module may be disabled.

24.4 HLVD Start-up Time

The internal reference voltage of the HLVD module, specified in electrical specification parameter D420 (Section 28.2 "DC Characteristics"), may be used by other internal circuitry, such as the Programmable Brown-out Reset. If the HLVD or other circuits using the voltage reference are disabled to lower the device's current consumption, the reference voltage circuit will require time to become stable before a low or high-voltage condition can be reliably detected. This start-up time, TIRVST, is an interval that is independent of device clock speed. It is specified in electrical specification parameter 36 (Table 28-12).

The HLVD interrupt flag is not enabled until TIRVST has expired and a stable reference voltage is reached. For this reason, brief excursions beyond the set point may not be detected during this interval. Refer to Figure 24-2 or Figure 24-3.






24.5 Applications

In many applications, the ability to detect a drop below or rise above a particular threshold is desirable. For example, the HLVD module could be periodically enabled to detect Universal Serial Bus (USB) attach or detach. This assumes the device is powered by a lower voltage source than the USB when detached. An attach would indicate a high-voltage detect from, for example, 3.3V to 5V (the voltage on USB) and vice versa for a detach. This feature could save a design a few extra components and an attach signal (input pin).

For general battery applications, Figure 24-4 shows a possible voltage curve. Over time, the device voltage decreases. When the device voltage reaches voltage VA, the HLVD logic generates an interrupt at time TA. The interrupt could cause the execution of an ISR, which would allow the application to perform "house-keeping tasks" and perform a controlled shutdown before the device voltage exits the valid operating range at TB. The HLVD, thus, would give the application a time window, represented by the difference between TA and TB, to safely exit.





24.6 Operation During Sleep

When enabled, the HLVD circuitry continues to operate during Sleep. If the device voltage crosses the trip point, the HLVDIF bit will be set and the device will wake-up from Sleep. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

24.7 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the HLVD module to be turned off.

TABLE 24-1: REGISTERS ASSOCIATED WITH HIGH/LOW-VOLTAGE DETECT MODULE

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page
HLVDCON	VDIRMAG	_	IRVST	HLVDEN	HLVDL3	HLVDL2	HLVDL1	HLVDL0	58
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	57
PIR2	OSCFIF	CMIF	_	EEIF	BCL1IF	HLVDIF	TMR3IF	CCP2IF	60
PIE2	OSCFIE	CMIE	_	EEIE	BCL1IE	HLVDIE	TMR3IE	CCP2IE	60
IPR2	OSCFIP	CMIP	_	EEIP	BCL1IP	HLVDIP	TMR3IP	CCP2IP	60
TRISA	TRISA7 ⁽¹⁾	TRISA6 ⁽¹⁾	PORTA Data Direction Control Register				60		

Legend: — = unimplemented, read as '0'. Shaded cells are unused by the HLVD module.

Note 1: PORTA<7:6> and their direction bits are individually configured as port pins based on various primary oscillator modes. When disabled, these bits read as '0'.

NOTES:

25.0 SPECIAL FEATURES OF THE CPU

PIC18F6627/6722/8627/8722 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These are:

- · Oscillator Selection
- · Resets:
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- · Watchdog Timer (WDT)
- · Fail-Safe Clock Monitor
- Two-Speed Start-up
- Code Protection
- · ID Locations
- · In-Circuit Serial Programming

The oscillator can be configured for the application depending on frequency, power, accuracy and cost. All of the options are discussed in detail in **Section 2.0** "Oscillator Configurations".

A complete discussion of device Resets and interrupts is available in previous sections of this data sheet.

In addition to their Power-up and Oscillator Start-up Timers provided for Resets, PIC18F6627/6722/8627/8722 devices have a Watchdog Timer, which is either permanently enabled via the configuration bits or software controlled (if configured as disabled).

The inclusion of an internal RC oscillator also provides the additional benefits of a Fail-Safe Clock Monitor (FSCM) and Two-Speed Start-up. FSCM provides for background monitoring of the peripheral clock and automatic switchover in the event of its failure. Two-Speed Start-up enables code to be executed almost immediately on start-up, while the primary clock source completes its start-up delays.

All of these features are enabled and configured by setting the appropriate configuration register bits.

25.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h-3FFFFFh), which can only be accessed using table reads and table writes.

Programming the configuration registers is done in a manner similar to programming the Flash memory. The WR bit in the EECON1 register starts a self-timed write to the configuration register. In normal operation mode, a TBLWT instruction with the TBLPTR pointing to the configuration register sets up the address and the data for the configuration register write. Setting the WR bit starts a long write to the configuration register. The configuration registers are written a byte at a time. To write or erase a configuration cell, a TBLWT instruction can write a '1' or a '0' into the cell. For additional details on Flash programming, refer to Section 6.5 "Writing to Flash Program Memory".

TABLE 25-1: CONFIGURATION BITS AND DEVICE IDS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	IESO	FCMEN		_	FOSC3	FOSC2	FOSC1	FOSC0	00 0111
300002h	CONFIG2L		1	1	BORV1	BORV0	BOREN1	BOREN0	PWRTEN	1 1111
300003h	CONFIG2H	_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN	1 1111
300004h	CONFIG3L ⁽³⁾	WAIT	BW	ABW1	ABW0	_	_	PM1	PM0	111111
300005h	CONFIG3H	MCLRE	_	_	_	_	LPT1OSC	ECCPMX ⁽³⁾	CCP2MX	1011
300006h	CONFIG4L	DEBUG	XINST	BBSIZ1	BBSIZ0	_	LVP	_	STVREN	1000 -1-1
300008h	CONFIG5L	CP7 ⁽¹⁾	CP6 ⁽¹⁾	CP5	CP4	CP3	CP2	CP1	CP0	1111 1111
300009h	CONFIG5H	CPD	СРВ	_	_	_	_	_	_	11
30000Ah	CONFIG6L	WRT7 ⁽¹⁾	WRT6 ⁽¹⁾	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0	1111 1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	_	111
30000Ch	CONFIG7L	EBRT7 ⁽¹⁾	EBRT6 ⁽¹⁾	EBTR5	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0	1111 1111
30000Dh	CONFIG7H	_	EBTRB	_	_	_	_	_	_	-1
3FFFFEh	DEVID1 ⁽²⁾	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx
3FFFFFh	DEVID2 ⁽²⁾	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 1100

Legend: x = unknown, u = unchanged, --- = unimplemented, q = value depends on condition.

Shaded cells are unimplemented, read as '0'.

Note 1: Unimplemented in PIC18F6627/8627 devices

1: Unimplemented in PIC18F6627/8627 devices; maintain this bit set.

2: See Register 25-13 for DEVID1 values. DEVID registers are read-only and cannot be programmed by the user.

3: Unimplemented in PIC18F6627/6722 devices.

REGISTER 25-1: CONFIG1H: CONFIGURATION REGISTER 1 HIGH (BYTE ADDRESS 300001h)

R/P-0	R/P-0	U-0	U-0	R/P-0	R/P-1	R/P-1	R/P-1
IESO	FCMEN	_	_	FOSC3	FOSC2	FOSC1	FOSC0
bit 7							bit 0

bit 7 IESO: Internal/External Oscillator Switchover bit

1 = Two-Speed Start-up enabled

0 = Two-Speed Start-up disabled

bit 6 FCMEN: Fail-Safe Clock Monitor Enable bit

1 = Fail-Safe Clock Monitor enabled0 = Fail-Safe Clock Monitor disabled

bit 5-4 Unimplemented: Read as '0'

bit 3-0 FOSC3:FOSC0: Oscillator Selection bits

11xx = External RC oscillator, CLKO function on RA6

101x = External RC oscillator, CLKO function on RA6

1001 = Internal oscillator block, CLKO function on RA6, port function on RA7

1000 = Internal oscillator block, port function on RA6 and RA7

0111 = External RC oscillator, port function on RA6

0110 = HS oscillator, PLL enabled (Clock Frequency = 4 x FOSC1)

0101 = EC oscillator, port function on RA6

0100 = EC oscillator, CLKO function on RA6

0011 = External RC oscillator, CLKO function on RA6

0010 = HS oscillator

0001 = XT oscillator

0000 = LP oscillator

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

© 2004 Microchip Technology Inc.

REGISTER 25-2: CONFIG2L: CONFIGURATION REGISTER 2 LOW (BYTE ADDRESS 300002h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_		_	BORV1 ⁽¹⁾	BORV0 ⁽¹⁾	BOREN1 ⁽²⁾	BOREN0 ⁽²⁾	PWRTEN ⁽²⁾
bit 7			•	•		•	bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-3 BORV1:BORV0: Brown-out Reset Voltage bits⁽¹⁾

11 = Maximum setting

•

00 = Minimum setting

bit 2-1 BOREN1:BOREN0: Brown-out Reset Enable bits(2)

11 = Brown-out Reset enabled in hardware only (SBOREN is disabled)

10 = Brown-out Reset enabled in hardware only and disabled in Sleep mode (SBOREN is disabled)

01 = Brown-out Reset enabled and controlled by software (SBOREN is enabled)

00 = Brown-out Reset disabled in hardware and software

bit 0 **PWRTEN:** Power-up Timer Enable bit⁽²⁾

1 = PWRT disabled

0 = PWRT enabled

Note 1: See Section 28.1 "DC Characteristics: Supply Voltage" for specifications.

2: The Power-up Timer is decoupled from Brown-out Reset, allowing these features to be independently controlled.

Legend:

 $R = Readable \ bit$ $P = Programmable \ bit$ $U = Unimplemented \ bit, read as '0' -n = Value \ when \ device \ is \ unprogrammed$ $u = Unchanged \ from \ programmed \ state$

REGISTER 25-3: CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)

U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
_	_	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	WDTEN
hit 7	•				•	•	hit 0

bit 7-5 Unimplemented: Read as '0'

bit 4-1 WDTPS3:WDTPS0: Watchdog Timer Postscale Select bits

1111 = 1:32,7681110 = 1:16,384 1101 = 1:8,1921100 = 1:4,0961011 = 1:2,0481010 = 1:1,0241001 = 1:512 1000 = 1:256 0111 = 1:128 0110 = 1:640101 = 1:320100 = 1:160011 = 1:80010 = 1:40001 = 1:20000 = 1:1

bit 0 WDTEN: Watchdog Timer Enable bit

1 = WDT enabled

0 = WDT disabled (control is placed on the SWDTEN bit)

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0'
-n = Value when device is unprogrammed u = Unchanged from programmed state

CONFIG3L: CONFIGURATION REGISTER 3 LOW (BYTE ADDRESS 300004h)(1) REGISTER 25-4:

R/P-1	R/P-1	R/P-1	R/P-1	U-0	U-0	R/P-1	R/P-1
WAIT	BW	ABW1	ABW0	_	_	PM1	PM0
bit 7							bit 0

bit 0

bit 7 WAIT: External Bus Wait Enable bit

1 = Wait selections from MEMCON.WAIT<1:0> unavailable, and the device will not wait

0 = Wait programmed by MEMCON.WAIT<1:0>

bit 6 BW: Data Bus Width Select bit

1 = 16-bit External Bus mode

0 = 8-bit External Bus mode

ABW<1:0>: Address Bus Width Select bits bit 5-4

11 = 20-bit Address bus

10 = 16-bit Address bus

01 = 12-bit Address bus

00 = 8-bit Address bus

Unimplemented: Read as '0' bit 3-2

bit 1-0 PM<1:0>: Processor Data Memory Mode Select bits

11 = Microcontroller mode

10 = Microprocessor mode

01 = Microprocessor with Boot Block mode

00 = Extended Microcontroller mode

Note 1: This register is unimplemented in PIC18F6627/6722 devices; maintain these bits

Legend:

R = Readable bit P = Programmable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-5: CONFIG3H: CONFIGURATION REGISTER 3 HIGH (BYTE ADDRESS 300005h)

R/P-1	U-0	U-0	U-0	U-0	R/P-0	R/P-1	R/P-1
MCLRE	_	_	_	_	LPT1OSC	ECCPMX ⁽¹⁾	CCP2MX
hit 7							hit 0

bit 7 MCLRE: MCLR Pin Enable bit

 $1 = \overline{MCLR}$ pin enabled; RE3 input pin disabled

0 = RE3 input pin enabled; \overline{MCLR} disabled

bit 6-3 Unimplemented: Read as '0'

bit 2 LPT10SC: Low-Power Timer1 Oscillator Enable bit

1 = Timer1 configured for low-power operation

0 = Timer1 configured for higher power operation

bit 1 **ECCPMX:** ECCP Mux bit⁽¹⁾

1 = Enhanced CCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RE6, RE5, RE4 and RE3 respectively

0 = Enhanced CCP1/3 (P1B/P1C/P3B/P3C) are multiplexed onto RH7, RH6, RH5 and RH4 respectively

bit 0 CCP2MX: CCP2 Mux bit

1 = ECCP2 input/output is multiplexed with RC1

0 = ECCP2 input/output is multiplexed with RB3 in Extended Microcontroller, Microprocessor or Microprocessor with Boot Block mode. ECCP2 is multiplexed with RE7 in Microcontroller mode.

Note 1: This feature is only available on PIC18F8627/8722 devices.

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when devic	e is unprogrammed	u = Unchanged from programmed state

REGISTER 25-6: CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)

R/P-1	R/P-0	R/P-0	R/P-0	U-0	R/P-1	U-0	R/P-1
DEBUG	XINST	BBSIZ1	BBSIZ0		LVP		STVREN

bit 7 bit 0

bit 7 **DEBUG:** Background Debugger Enable bit

1 = Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins

0 = Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug

bit 6 XINST: Extended Instruction Set Enable bit

1 = Instruction set extension and Indexed Addressing mode enabled

0 = Instruction set extension and Indexed Addressing mode disabled (Legacy mode)

bit 5-4 BBSIZ<1:0>: Boot Block Size Select bits

11 = 4 K words (8 Kbytes) Boot Block size

10 = 4 K words (8 Kbytes) Boot Block size

01 = 2 K words (4 Kbytes) Boot Block size

00 = 1 K word (2 Kbytes) Boot Block size

bit 3 Unimplemented: Read as '0'

bit 2 **LVP:** Single-Supply ICSP™ Enable bit

1 = Single-Supply ICSP enabled

0 = Single-Supply ICSP disabled

bit 1 Unimplemented: Read as '0'

bit 0 STVREN: Stack Full/Underflow Reset Enable bit

1 = Stack full/underflow will cause Reset

0 = Stack full/underflow will not cause Reset

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-7: CONFIG5L: CONFIGURATION REGISTER 5 LOW (BYTE ADDRESS 300008h)

R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1	R/C-1
CP7 ⁽¹⁾	CP6 ⁽¹⁾	CP5	CP5	CP3	CP2	CP1	CP0
bit 7							bit 0

bit 0

CP7: Code Protection bit⁽¹⁾ bit 7

1 = Block 7 (01C000-01FFFFh) not code-protected

0 = Block 7 (01C000-01FFFFh) code-protected

bit 6 **CP6:** Code Protection bit⁽¹⁾

1 = Block 6 (01BFFF-018000h) not code-protected

0 = Block 6 (01BFFF-018000h) code-protected

bit 5 **CP5:** Code Protection bit

1 = Block 5 (014000-017FFFh) not code-protected

0 = Block 5 (014000-017FFFh) code-protected

bit 4 CP4: Code Protection bit

1 = Block 4 (010000-013FFFh) not code-protected

0 = Block 4 (010000-013FFFh) code-protected

bit 3 CP3: Code Protection bit

1 = Block 3 (00C000-00FFFFh) not code-protected

0 = Block 3 (00C000-00FFFFh) code-protected

bit 2 CP2: Code Protection bit

1 = Block 2 (008000-00BFFFh) not code-protected

0 = Block 2 (008000-00BFFFh) code-protected

bit 1 CP1: Code Protection bit

1 = Block 1 (004000-007FFFh) not code-protected

0 = Block 1 (004000-007FFFh) code-protected

CP0: Code Protection bit bit 0

1 = Block 0 (000800-003FFFh) not code-protected

0 = Block 0 (000800-003FFFh) code-protected

Note 1: Unimplemented in PIC18F6627/8627 devices; maintain this bit set.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

REGISTER 25-8: CONFIG5H: CONFIGURATION REGISTER 5 HIGH (BYTE ADDRESS 300009h)

R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
CPD	СРВ	_	_	_	_	_	_
bit 7							bit 0

bit 0

bit 7 CPD: Data EEPROM Code Protection bit

1 = Data EEPROM not code-protected

0 = Data EEPROM code-protected

bit 6 CPB: Boot Block Code Protection bit

1 = Boot block (000000-0007FFh) not code-protected

0 = Boot block (000000-0007FFh) code-protected

bit 5-0 Unimplemented: Read as '0'

Legend:

C = Clearable bit R = Readable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-9: CONFIG6L: CONFIGURATION REGISTER 6 LOW (BYTE ADDRESS 30000Ah)

U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1
WRT7	WRT6	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0
bit 7							bit 0

bit 7 WRT7: Write Protection bit⁽¹⁾

1 = Block 7 (01C000-01FFFFh) not write-protected

0 = Block 7 (01C000-01FFFFh) write-protected

bit 6 WRT6: Write Protection bit⁽¹⁾

1 = Block 6 (01BFFF-018000h) not write-protected

0 = Block 6 (01BFFF-018000h) write-protected

bit 5 WRT5: Write Protection bit

1 = Block 5 (014000-017FFFh) not write-protected

0 = Block 5 (014000-017FFh) write-protected

bit 4 WRT4: Write Protection bit

1 = Block 4 (010000-013FFFh) not write-protected

0 = Block 4 (010000-013FFFh) write-protected

bit 3 WRT3: Write Protection bit

1 = Block 3 (00C000-00FFFFh) not write-protected

0 = Block 3 (00C000-00FFFh) write-protected

bit 2 WRT2: Write Protection bit

1 = Block 2 (008000-00BFFFh) not write-protected

0 = Block 2 (008000-00BFFFh) write-protected

bit 1 WRT1: Write Protection bit

1 = Block 1 (004000-007FFFh) not write-protected

0 = Block 1 (004000-007FFFh) write-protected

bit 0 WRT0: Write Protection bit

1 = Block 0 (000800-003FFFh) not write-protected

0 = Block 0 (000800-003FFFh) write-protected

Note 1: Unimplemented in PIC18F6627/8627 devices; maintain this bit set.

Legend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed

u = Unchanged from programmed state

REGISTER 25-10: CONFIG6H: CONFIGURATION REGISTER 6 HIGH (BYTE ADDRESS 30000Bh)

R/C-1	R/C-1	R-1	U-0	U-0	U-0	U-0	U-0
WRTD	WRTB	WRTC ⁽¹⁾	_	_	_	_	_
bit 7							bit 0

bit 0

bit 7 WRTD: Data EEPROM Write Protection bit

1 = Data EEPROM not write-protected

0 = Data EEPROM write-protected

bit 6 WRTB: Boot Block Write Protection bit

1 = Boot block (000000-0007FFh) not write-protected

0 = Boot block (000000-0007FFh) write-protected

WRTC: Configuration Register Write Protection bit⁽¹⁾ bit 5

1 = Configuration registers (300000-3000FFh) not write-protected

0 = Configuration registers (300000-3000FFh) write-protected

Note 1: This bit is read-only in normal Execution mode; it can be written only in Program mode.

Unimplemented: Read as '0'

Legend:

C = Clearable bit R = Readable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-11: CONFIG7L: CONFIGURATION REGISTER 7 LOW (BYTE ADDRESS 30000Ch)

	R/C-1							
	EBTR7	EBTR6	EBTR5	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0
ŀ	oit 7							bit 0

bit 7 **EBTR7:** Table Read Protection bit⁽¹⁾

1 = Block 7 (01C000-01FFFFh) not protected from table reads executed in other blocks

0 = Block 7 (01C000-01FFFFh) protected from table reads executed in other blocks

bit 6 **EBTR6:** Table Read Protection bit⁽¹⁾

1 = Block 6 (018000-01BFFFh) not protected from table reads executed in other blocks

0 = Block 6 (018000-01BFFFh) protected from table reads executed in other blocks

bit 5 **EBTR5:** Table Read Protection bit

1 = Block 5 (014000-017FFFh) not protected from table reads executed in other blocks

0 = Block 5 (014000-017FFFh) protected from table reads executed in other blocks

bit 4 EBTR4: Table Read Protection bit

1 = Block 4 (010000-013FFFh) not protected from table reads executed in other blocks

0 = Block 4 (010000-013FFFh) protected from table reads executed in other blocks

bit 3 EBTR3: Table Read Protection bit

1 = Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks

0 = Block 3 (00C000-00FFFFh) protected from table reads executed in other blocks

bit 2 EBTR2: Table Read Protection bit

1 = Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks

0 = Block 2 (008000-00BFFFh) protected from table reads executed in other blocks

bit 1 **EBTR1:** Table Read Protection bit

1 = Block 1 (004000-007FFFh) not protected from table reads executed in other blocks

0 = Block 1 (004000-007FFFh) protected from table reads executed in other blocks

bit 0 **EBTR0:** Table Read Protection bit

1 = Block 0 (000800-003FFFh) not protected from table reads executed in other blocks

0 = Block 0 (000800-003FFFh) protected from table reads executed in other blocks

Note 1: Unimplemented in PIC18F6627/8627 devices; maintain this bit set.

Leaend:

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0'

-n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-12: CONFIG7H: CONFIGURATION REGISTER 7 HIGH (BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
_	EBTRB	_	_	_	_		_
bit 7							bit 0

Unimplemented: Read as '0'

bit 6 EBTRB: Boot Block Table Read Protection bit

1 = Boot block (000000-0007FFh) not protected from table reads executed in other blocks

0 = Boot block (000000-0007FFh) protected from table reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Legend:

bit 7

R = Readable bit C = Clearable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-13: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F6627/6722/8627/8722

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7							bit 0

bit 7-5 DEV2:DEV0: Device ID bits

001 = PIC18F8722

111 = PIC18F8627

000 = PIC18F6722

110 = PIC18F6627

bit 4-0 REV4:REV0: Revision ID bits

These bits are used to indicate the device revision.

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

REGISTER 25-14: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F6627/6722/8627/8722

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							hit 0

bit 7-0 DEV10:DEV3: Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

0001 0100 = PIC18F6722/8722 devices 0001 0011 = PIC18F6627/8627 devices

Note: These values for DEV10:DEV3 may be shared with other devices. The specific device is always identified by using the entire DEV10:DEV0 bit sequence.

Legend:

R = Read-only bit P = Programmable bit U = Unimplemented bit, read as '0' -n = Value when device is unprogrammed u = Unchanged from programmed state

25.2 Watchdog Timer (WDT)

For PIC18F6627/6722/8627/8722 devices, the WDT is driven by the INTRC source. When the WDT is enabled, the clock source is also enabled. The nominal WDT period is 4 ms and has the same stability as the INTRC oscillator.


The 4 ms period of the WDT is multiplied by a 16-bit postscaler. Any output of the WDT postscaler is selected by a multiplexer, controlled by bits in Configuration Register 2H. Available periods range from 4 ms to 131.072 seconds (2.18 minutes). The WDT and postscaler are cleared when any of the following events occur: a SLEEP or CLRWDT instruction is executed, the IRCF bits (OSCCON<6:4>) are changed or a clock failure has occurred.

- Note 1: The CLRWDT and SLEEP instructions clear the WDT and postscaler counts when executed.
 - 2: Changing the setting of the IRCF bits (OSCCON<6:4>) clears the WDT and postscaler counts.
 - **3:** When a CLRWDT instruction is executed, the postscaler count will be cleared.

25.2.1 CONTROL REGISTER

Register 25-15 shows the WDTCON register. This is a readable and writable register which contains a control bit that allows software to override the WDT enable configuration bit, but only if the configuration bit has disabled the WDT.

FIGURE 25-1: WDT BLOCK DIAGRAM



REGISTER 25-15: WDTCON: WATCHDOG TIMER CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0
_	_	_	_	_	_	_	SWDTEN ⁽¹⁾
bit 7							bit 0

bit 7-1 Unimplemented: Read as '0'

bit 0 **SWDTEN:** Software Controlled Watchdog Timer Enable bit⁽¹⁾

1 = Watchdog Timer is on0 = Watchdog Timer is off

Note 1: This bit has no effect if the configuration bit, WDTEN, is enabled.

Legend:

 $R = Readable \ bit$ $W = Writable \ bit$ $U = Unimplemented \ bit, \ read \ as '0'$ $-n = Value \ at \ POR$

TABLE 25-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on page
RCON	IPEN	SBOREN		RI	TO	PD	POR	BOR	56
WDTCON	_	_	_	_	_	_	_	SWDTEN	58

Legend: — = unimplemented, read as '0'. Shaded cells are not used by the Watchdog Timer.

25.3 Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the latency period from oscillator start-up to code execution by allowing the microcontroller to use the INTOSC oscillator as a clock source until the primary clock source is available. It is enabled by setting the IESO configuration bit.

Two-Speed Start-up should be enabled only if the primary oscillator mode is LP, XT, HS or HSPLL (crystal-based modes). Other sources do not require an OST start-up delay; for these, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode cause the device to configure itself to run from the internal oscillator block as the clock source, following the time-out of the Power-up Timer after a Power-on Reset is enabled. This allows almost immediate code execution while the primary oscillator starts and the OST is running. Once the OST times out, the device automatically switches to PRI_RUN mode.


To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits IRCF2:IRCF0 immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

In all other power-managed modes, Two-Speed Startup is not used. The device will be clocked by the currently selected clock source until the primary clock source becomes available. The setting of the IESO bit is ignored.

25.3.1 SPECIAL CONSIDERATIONS FOR USING TWO-SPEED START-UP

While using the INTOSC oscillator in Two-Speed Start-up, the device still obeys the normal command sequences for entering power-managed modes, including multiple SLEEP instructions (refer to Section 3.1.4 "Multiple Sleep Commands"). In practice, this means that user code can change the SCS1:SCS0 bit settings or issue SLEEP instructions before the OST times out. This would allow an application to briefly wake-up, perform routine "housekeeping" tasks and return to Sleep before the device starts to operate from the primary oscillator.

User code can also check if the primary clock source is currently providing the device clocking by checking the status of the OSTS bit (OSCCON<3>). If the bit is set, the primary oscillator is providing the clock. Otherwise, the internal oscillator block is providing the clock during wake-up from Reset or Sleep mode.




25.4 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) allows the microcontroller to continue operation in the event of an external oscillator failure by automatically switching the device clock to the internal oscillator block. The FSCM function is enabled by setting the FCMEN configuration bit.

When FSCM is enabled, the INTRC oscillator runs at all times to monitor clocks to peripherals and provide a backup clock in the event of a clock failure. Clock monitoring (shown in Figure 25-3) is accomplished by creating a sample clock signal, which is the INTRC output divided by 64. This allows ample time between FSCM sample clocks for a peripheral clock edge to occur. The peripheral device clock and the sample clock are presented as inputs to the Clock Monitor latch (CM). The CM is set on the falling edge of the device clock source, but cleared on the rising edge of the sample clock.

FIGURE 25-3: FSCM BLOCK DIAGRAM



Clock failure is tested for on the falling edge of the sample clock. If a sample clock falling edge occurs while CM is still set, a clock failure has been detected (Figure 25-4). This causes the following:

- the FSCM generates an oscillator fail interrupt by setting bit, OSCFIF (PIR2<7>);
- the device clock source is switched to the internal oscillator block (OSCCON is not updated to show the current clock source – this is the fail-safe condition) and
- the WDT is reset.

During switchover, the postscaler frequency from the internal oscillator block may not be sufficiently stable for timing sensitive applications. In these cases, it may be desirable to select another clock configuration and enter an alternate power-managed mode. This can be done to attempt a partial recovery or execute a controlled shutdown. See Section 3.1.4 "Multiple Sleep Commands" and Section 25.3.1 "Special Considerations for Using Two-Speed Start-up" for more details.

To use a higher clock speed on wake-up, the INTOSC or postscaler clock sources can be selected to provide a higher clock speed by setting bits, IRCF2:IRCF0, immediately after Reset. For wake-ups from Sleep, the INTOSC or postscaler clock sources can be selected by setting the IRCF2:IRCF0 bits prior to entering Sleep mode.

The FSCM will detect failures of the primary or secondary clock sources only. If the internal oscillator block fails, no failure would be detected, nor would any action be possible.

25.4.1 FSCM AND THE WATCHDOG TIMER


Both the FSCM and the WDT are clocked by the INTRC oscillator. Since the WDT operates with a separate divider and counter, disabling the WDT has no effect on the operation of the INTRC oscillator when the FSCM is enabled.

As already noted, the clock source is switched to the INTOSC clock when a clock failure is detected. Depending on the frequency selected by the IRCF2:IRCF0 bits, this may mean a substantial change in the speed of code execution. If the WDT is enabled with a small prescale value, a decrease in clock speed allows a WDT time-out to occur and a subsequent device Reset. For this reason, fail-safe clock events also reset the WDT and postscaler, allowing it to start timing from when execution speed was changed and decreasing the likelihood of an erroneous time-out.

25.4.2 EXITING FAIL-SAFE OPERATION

The fail-safe condition is terminated by either a device Reset or by entering a power-managed mode. On Reset, the controller starts the primary clock source specified in Configuration Register 1H (with any required start-up delays that are required for the oscillator mode, such as OST or PLL timer). The INTOSC multiplexer provides the device clock until the primary clock source becomes ready (similar to a Two-Speed Start-up). The clock source is then switched to the primary clock (indicated by the OSTS bit in the OSCCON register becoming set). The Fail-Safe Clock Monitor then resumes monitoring the peripheral clock.

The primary clock source may never become ready during start-up. In this case, operation is clocked by the INTOSC multiplexer. The OSCCON register will remain in its Reset state until a power-managed mode is entered.



Note: The device clock is normally at a much higher frequency than the sample clock. The relative frequencies in this example have been chosen for clarity.

25.4.3 FSCM INTERRUPTS IN POWER-MANAGED MODES

By entering a power-managed mode, the clock multiplexer selects the clock source selected by the OSCCON register. Fail-Safe Monitoring of the powermanaged clock source resumes in the power-managed mode.

If an oscillator failure occurs during power-managed operation, the subsequent events depend on whether or not the oscillator failure interrupt is enabled. If enabled (OSCFIF = 1), code execution will be clocked by the INTOSC multiplexer. An automatic transition back to the failed clock source will not occur.

If the interrupt is disabled, subsequent interrupts while in Idle mode will cause the CPU to begin executing instructions while being clocked by the INTOSC source.

25.4.4 POR OR WAKE FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited Power-on Reset (POR) or low-power Sleep mode. When the primary device clock is EC, RC or INTRC modes, monitoring can begin immediately following these events.

For oscillator modes involving a crystal or resonator (HS, HSPLL, LP or XT), the situation is somewhat different. Since the oscillator may require a start-up time considerably longer than the FCSM sample clock time, a false clock failure may be detected. To prevent this, the internal oscillator block is automatically configured as the device clock and functions until the primary clock is stable (the OST and PLL timers have timed out). This is identical to Two-Speed Start-up mode. Once the primary clock is stable, the INTRC returns to its role as the FSCM source.

Note: The same logic that prevents false oscillator failure interrupts on POR, or wake from Sleep, will also prevent the detection of the oscillator's failure to start at all following these events. This can be avoided by monitoring the OSTS bit and using a timing routine to determine if the oscillator is taking too long to start. Even so, no oscillator failure interrupt will be flagged.

As noted in Section 25.3.1 "Special Considerations for Using Two-Speed Start-up", it is also possible to select another clock configuration and enter an alternate power-managed mode while waiting for the primary clock to become stable. When the new power-managed mode is selected, the primary clock is disabled.

25.5 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 Flash devices differs significantly from other PICmicro[®] devices.

The user program memory is divided into six blocks for PIC18F6627/8627 devices and eight blocks for PIC18F6722/8722 devices. One of these is a boot block of 2, 4 or 8 Kbytes. The remainder of the memory is divided into blocks on binary boundaries.

Each of the blocks has three code protection bits associated with them. They are:

- Code-Protect bit (CPn)
- Write-Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 25-5 shows the program memory organization for 96 and 128-Kbyte devices and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 25-3.

FIGURE 25-5: CODE-PROTECTED PROGRAM MEMORY FOR PIC18F6627/6722/8627/8722




TABLE 25-3: SUMMARY OF CODE PROTECTION REGISTERS

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L	CP7 ⁽¹⁾	CP6 ⁽¹⁾	CP5	CP4	CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB		_	_	_	_	
30000Ah	CONFIG6L	WRT7 ⁽¹⁾	WRT6 ⁽¹⁾	WRT5	WRT4	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	-	_	_	_	_
30000Ch	CONFIG7L	EBRT7 ⁽¹⁾	EBRT6 ⁽¹⁾	EBTR5	EBTR4	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB	_		1	1	1	-

Legend: Shaded cells are unimplemented.

Note 1: Unimplemented in PIC18F6627/8627 devices; maintain this bit set.

25.5.1 PROGRAM MEMORY CODE PROTECTION

The program memory may be read to or written from any location using the table read and table write instructions. The device ID may be read with table reads. The configuration registers may be read and written with the table read and table write instructions.

In normal Execution mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from table writes if the WRTn configuration bit is '0'. The EBTRn bits control table reads. For a block of user memory with the EBTRn bit set to '0', a table read instruction that executes from within that block is allowed to read. A table read instruc-

tion that executes from a location outside of that block is not allowed to read and will result in reading '0's. Figures 25-6 through 25-8 illustrate table write and table read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 25-6: TABLE WRITE (WRTn) DISALLOWED




FIGURE 25-7: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED





FIGURE 25-8: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



25.5.2 DATA EEPROM CODE PROTECTION

The entire data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of data EEPROM. WRTD inhibits internal and external writes to data EEPROM. The CPU can always read data EEPROM under normal operation, regardless of the protection bit settings.

25.5.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write-protected. The WRTC bit controls protection of the configuration registers. In normal Execution mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

25.6 ID Locations

Eight memory locations (200000h-200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are both readable and writable during normal execution through the TBLRD and TBLWT instructions or during program/verify. The ID locations can be read when the device is code-protected.

25.7 In-Circuit Serial Programming

PIC18F6627/6722/8627/8722 devices can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

25.8 In-Circuit Debugger

When the DEBUG configuration bit is programmed to a 'o', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB® IDE. When the microcontroller has this feature enabled, some resources are not available for general use. Table 25-4 shows which resources are required by the background debugger.

TABLE 25-4: DEBUGGER RESOURCES

I/O pins:	RB6, RB7
Stack:	2 levels
Program Memory:	512 bytes
Data Memory:	10 bytes

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP/RG5, VDD, Vss, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

25.9 Single-Supply ICSP Programming

The LVP configuration bit enables Single-Supply ICSP Programming (formerly known as Low-Voltage ICSP Programming or LVP). When single-supply programming is enabled, the microcontroller can be programmed without requiring high voltage being applied to the MCLR/VPP/RG5 pin, but the RB5/KBI1/PGM pin is then dedicated to controlling Program mode entry and is not available as a general purpose I/O pin.

While programming, using single-supply programming mode, VDD is applied to the MCLR/VPP/RG5 pin as in normal execution mode. To enter Programming mode, VDD is applied to the PGM pin.

- Note 1: High-voltage programming is always available, regardless of the state of the LVP bit or the PGM pin, by applying VIHH to the MCLR pin.
 - **2:** By default, single-supply ICSP is enabled in unprogrammed devices (as supplied from Microchip) and erased devices.
 - **3:** When single-supply programming is enabled, the RB5 pin can no longer be used as a general purpose I/O pin.
 - **4:** When LVP is enabled, externally pull the PGM pin to Vss to allow normal program execution.

If Single-Supply ICSP Programming mode will not be used, the LVP bit can be cleared. RB5/KBI1/PGM then becomes available as the digital I/O pin, RB5. The LVP bit may be set or cleared only when using standard high-voltage programming (VIHH applied to the MCLR/VPP/RG5 pin). Once LVP has been disabled, only the standard high-voltage programming is available and must be used to program the device.

Memory that is not code-protected can be erased using either a block erase, or erased row by row, then written at any specified VDD. If code-protected memory is to be erased, a block erase is required. If a block erase is to be performed when using Low-Voltage Programming, the device must be supplied with VDD of 4.5V to 5.5V.

26.0 INSTRUCTION SET SUMMARY

PIC18F6627/6722/8627/8722 devices incorporate the standard set of 75 PIC18 core instructions, as well as an extended set of 8 new instructions, for the optimization of code that is recursive or that utilizes a software stack. The extended set is discussed later in this section.

26.1 Standard Instruction Set

The standard PIC18 instruction set adds many enhancements to the previous PICmicro® instruction sets, while maintaining an easy migration from these PICmicro instruction sets. Most instructions are a single program memory word (16 bits), but there are four instructions that require two program memory locations.

Each single-word instruction is a 16-bit word divided into an opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal operations
- · Control operations

The PIC18 instruction set summary in Table 26-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 26-1 shows the opcode field descriptions.

Most **byte-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction. The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All bit-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located.

The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the CALL or RETURN instructions (specified by 's')
- The mode of the table read and table write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for four double-word instructions. These instructions were made double-word to contain the required information in 32 bits. In the second word, the 4 MSbs are '1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 $\mu s.$ If a conditional test is true, or the program counter is changed as a result of an instruction, the instruction execution time is 2 $\mu s.$ Two-word branch instructions (if true) would take 3 $\mu s.$

Figure 26-1 shows the general formats that the instructions can have. All examples use the convention 'nnh' to represent a hexadecimal number.

The Instruction Set Summary, shown in Table 26-2, lists the standard instructions recognized by the Microchip Assembler (MPASM TM assembler).

Section 26.1.1 "Standard Instruction Set" provides a description of each instruction.

TABLE 26-1: OPCODE FIELD DESCRIPTIONS

Field	Description
a	RAM access bit
a	a = 0: RAM location in Access RAM (BSR register is ignored)
	a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7).
BSR	Bank Select Register. Used to select the current RAM bank.
C, DC, Z, OV, N	ALU Status bits: Carry, Digit Carry, Zero, Overflow, Negative.
d	Destination select bit
	d = 0: store result in WREG
	d = 1: store result in file register f
dest	Destination: either the WREG register or the specified register file location.
f	8-bit Register file address (00h to FFh) or 2-bit FSR designator (0h to 3h).
f _s	12-bit Register file address (000h to FFFh). This is the source address.
f _d	12-bit Register file address (000h to FFFh). This is the destination address.
GIE	Global Interrupt Enable bit.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value).
label	Label name.
mm	The mode of the TBLPTR register for the table read and table write instructions.
	Only used with table read and table write instructions:
*	No change to register (such as TBLPTR with table reads and writes)
*+	Post-Increment register (such as TBLPTR with table reads and writes)
*-	Post-Decrement register (such as TBLPTR with table reads and writes)
+*	Pre-Increment register (such as TBLPTR with table reads and writes)
n	The relative address (2's complement number) for relative branch instructions or the direct address for Call/Branch and Return instructions.
PC	Program Counter.
PCL	Program Counter Low Byte.
PCH	Program Counter High Byte.
PCLATH	Program Counter High Byte Latch.
PCLATU	Program Counter Upper Byte Latch.
PD	Power-down bit.
PRODH	Product of Multiply High Byte.
PRODL	Product of Multiply Low Byte.
s	Fast Call/Return mode select bit
	s = 0: do not update into/from shadow registers
	s = 1: certain registers loaded into/from shadow registers (Fast mode)
TBLPTR	21-bit Table Pointer (points to a Program Memory location). 8-bit Table Latch.
TABLAT TO	Time-out bit.
TOS	Top-of-Stack.
	Unused or unchanged.
u WDT	Watchdog Timer.
	Working register (accumulator).
WREG x	Don't care ('0' or '1'). The assembler will generate code with x = 0. It is the recommended form of use for
^	compatibility with all Microchip software tools.
Z _S	7-bit offset value for indirect addressing of register files (source).
z _d	7-bit offset value for indirect addressing of register files (destination).
{ }	Optional argument.
[text]	Indicates an indexed address.
(text)	The contents of text.
[expr] <n></n>	Specifies bit n of the register indicated by the pointer expr.
→	Assigned to.
< >	Register bit field.
€	In the set of.
italics	User defined term (font is Courier).
	The same term from to desirely.

FIGURE 26-1: GENERAL FORMAT FOR INSTRUCTIONS

Byte-oriented file register operations **Example Instruction** 10 OPCODE f (FILE #) ADDWF MYREG, W, B d а d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Byte to Byte move operations (2-word) 12 11 OPCODE f (Source FILE #) MOVFF MYREG1, MYREG2 15 12 11 0 f (Destination FILE #) 1111 f = 12-bit file register address Bit-oriented file register operations OPCODE b (BIT #) a f (FILE #) BSF MYREG, bit, B b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address Literal operations 15 8 7 0 **OPCODE** k (literal) MOVLW 7Fh k = 8-bit immediate value **Control** operations CALL, GOTO and Branch operations 15 0 OPCODE n<7:0> (literal) GOTO Label 15 12 11 0 1111 n<19:8> (literal) n = 20-bit immediate value 15 CALL MYFUNC **OPCODE** n<7:0> (literal) 15 12 11 0 n<19:8> (literal) 1111 S = Fast bit 11 10 BRA MYFUNC **OPCODE** n<10:0> (literal) 15 8 7 OPCODE n<7:0> (literal) BC MYFUNC

TABLE 26-2: PIC18FXXXX INSTRUCTION SET

			. J						
Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Notes
				MSb			LSb	Affected	Notes
BYTE-ORIE	BYTE-ORIENTED OPERATIONS								
ADDWF	f, d, a	Add WREG and f	1	0010	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and CARRY bit to f	1	0010	00da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f_s, f_d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	
	0 0	f _d (destination) 2nd word		1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	1, 2
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	1, 2
SUBFWB	f, d, a	Subtract f from WREG with	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	
		borrow							
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Neter
				MSb			LSb	Affected	Notes
BIT-ORIENTED OPERATIONS									
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, b, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1, 2
CONTROL	OPERA	TIONS							
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	1 (2)	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	2	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine 1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address 1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	xxxx	XXXX	xxxx	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device Reset	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH,	
								PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

TABLE 26-2: PIC18FXXXX INSTRUCTION SET (CONTINUED)

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word				Status	Neter
				MSb			LSb	Affected	Notes
LITERAL OPERATIONS									
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	OOff	kkkk	None	
		to FSR(f) 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEMORY ↔ PROGRAM MEMORY OPERATIONS									
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a Port register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and where applicable, 'd' = 1), the prescaler will be cleared if assigned.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

^{4:} Some instructions are two-word instructions. The second word of these instructions will be executed as a NOP unless the first word of the instruction retrieves the information embedded in these 16 bits. This ensures that all program memory locations have a valid instruction.

26.1.1 STANDARD INSTRUCTION SET

ADD	LW	ADD literal to W					
Synta	ax:	ADDLW	k				
Oper	ands:	$0 \le k \le 255$					
Operation:		$\text{(W)} + \text{k} \rightarrow$	W				
Statu	s Affected:	N, OV, C, [OC, Z				
Enco	ding:	0000	1111	kkkk	kkkk		
Desc	ription:	The conter 8-bit literal W.					
Word	ls:	1					
Cycle	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proces Data		rite to W		

Example: ADDLW 15h

Before Instruction W = 10h After Instruction W = 25h

ADDWF	ADD W to f					
Syntax:	ADDWF f {,d {,a}}					
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(W) + (f) \to dest$					
Status Affected:	N, OV, C, DC, Z					
Encoding:	0010 01da ffff ffff					
Description:	Add W to register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					

Q Cycle Activity:

	Q1	Q2	Q3	Q4
[Decode	Read register 'f'	Process Data	Write to destination

Example: ADDWF REG, 0, 0

Before Instruction

W = 17h REG = 0C2h

After Instruction

W = 0D9hREG = 0C2h

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction format then becomes: {label} instruction argument(s).

$\label{eq:syntax:} Syntax: & ADDWFC & f \ \{,d \ \{,a\}\} \ \\ Operands: & 0 \le f \le 255 \\ d \in [0,1] \\ a \in [0,1] \ \\ Operation: & (W) + (f) + (C) \to dest \ \\ Status \ Affected: & N,OV, C, DC, Z \ \\ Encoding: & 0010 & 00da & ffff & ffff \ \\ Description: & Add W, the CARRY flag and data me ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected in the selection of the selecti$
$d \in [0,1] \\ a \in [0,1]$ Operation: $(W) + (f) + (C) \rightarrow \text{dest}$ Status Affected: N, OV, C, DC, Z Encoding: $0010 00da \text{ffff} \text{ffff}$ Description: $Add \ W, the CARRY flag and data me ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected if 'a' is '1', the BSR is used to select the selection of the selec$
Status Affected: N,OV, C, DC, Z Encoding: 0010 00da fffff ffff. Add W, the CARRY flag and data me ory location 'f'. If 'd' is '0', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected if 'a' is '1', the BSR is used to select the selection of the selection of 'selection'.
Encoding: 0010 00da ffff ffff.
Description: Add W, the CARRY flag and data me ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the selected of the selected
ory location 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed in data memory location 'f'. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the selection of t
If 'a' is 'o' and the extended instruction set is enabled, this instruction operation in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexe Literal Offset Mode" for details.
Words: 1
Cycles: 1
Q Cycle Activity:
Q1 Q2 Q3 Q4
Decode Read Process Write to register 'f' Data destination

ANDLW	AND litera	al with \	W	
Syntax:	ANDLW	k		
Operands:	$0 \le k \le 255$			
Operation:	(W) .AND. I	$k \to W$		
Status Affected:	N, Z			
Encoding:	0000	1011	kkkk	kkkk
Description:	The conten 8-bit literal			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Proce Data		rite to W
Example:	ANDLW	05Fh	·	

A3h

03h

Before Instruction W

After Instruction W

= 02h

CARRY bit = 1 REG = 00 W = 4 4Dh After Instruction CARRY bit = 0 REG = 02h W = 50h

ANDWF	AND W with f					
Syntax:	ANDWF	f {,d {,a}	}}			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	n: (W) .AND. (f) \rightarrow dest					
Status Affected:	N, Z					
Encoding:	0001	01da	ffff	ffff		
Description:	The contents of W are AND'ed with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		

	Decode	Read	Process			Write to
		register 'f'	Da	ta		destination
Exan	nple:	ANDWF	REG,	Ο,	0	

E

Before Instruction

W 17h REG C2h

After Instruction

W 02h REG C2h

ry

Syntax: BC n Operands: $-128 \le n \le 127$

Operation: if CARRY bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0010 nnnn nnnn Description: If the CARRY bit is '1', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be

PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE ВС

Before Instruction

PC address (HERE)

After Instruction

If CARRY

1; address (HERE + 12)

If CARRY =

address (HERE + 2)

BCF	Bit Clear f					
Syntax:	BCF f, b	{,a}				
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$					
Operation:	$0 \rightarrow f < b >$					
Status Affected:	None					
Encoding:	1001 bbba ffff ffff					
Description:	Bit 'b' in register 'f' is cleared. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).					

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BCF FLAG REG, 7, 0

Before Instruction

FLAG_REG = C7h

After Instruction

FLAG_REG = 47h

BN Branch if Negative

Syntax: BN n Operands: $-128 \le n \le 127$

Operation: if NEGATIVE bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0110 nnnn nnnn

Description: If the NEGATIVE bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BN Jump

Before Instruction

PC = address (HERE)

After Instruction

If NEGATIVE = 1

PC = address (Jump)

NEGATIVE = 0;

PC = address (HERE + 2)

BNC	Branch if Not Carry			
Syntax:	BNC n			
Operands:	-128 ≤ n ≤ 127			
Operation:	if CARRY bit is '0' $(PC) + 2 + 2n \rightarrow PC$			
Status Affected:	None			
Encoding:	1110 0011 nnnn nnnn			
Description:	If the CARRY bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next			

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

instruction, the new address will be

PC + 2 + 2n. This instruction is then a

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNC Jump

Before Instruction

PC = address (HERE)

After Instruction

If CARRY = 0

PC = address (Jump)

f CARRY = 1;

PC = address (HERE + 2)

BNN Branch if Not Negative
Syntax: BNN n

Syntax: BNN n
Operands: $-128 \le n \le 127$

Operation: if NEGATIVE bit is '0' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0111 nnnn nnnn

Description: If the NEGATIVE bit is '0', then the program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have

incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	oneration

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNN Jump

Before Instruction

PC = address (HERE)

After Instruction

If NEGATIVE = 0;

PC = address (Jump)

If NEGATIVE = 1; PC = address (HERE + 2)

BNOV	Branch if Not Overflow		
Syntax:	BNOV n		
Operands:	$-128 \le n \le 127$		
Operation:	if OVERFLOW bit is '0' (PC) + 2 + 2n \rightarrow PC		
Status Affected:	None		
Encoding:	1110 0101 nnnn nnnn		
Description:	If the OVERFLOW bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a		

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

two-cycle instruction.

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNOV Jump

Before Instruction

PC = address (HERE)

After Instruction

If OVERFLOW =

PC = address (Jump)

f OVERFLOW = 1; PC = address (HERE + 2)

BNZ Branch i	Not Zero
--------------	----------

BNZ n

Operands: $-128 \le n \le 127$ Operation: if ZERO bit is '0' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0001 nnnn nnnn

Description: If the ZERO bit is '0', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Syntax:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BNZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If ZERO = 0;

PC = address (Jump)

PC = address (HERE + 2)

BRA Unconditional Branch

Syntax: BRA n

Operands: $-1024 \le n \le 1023$ Operation: $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1101 0nnn nnnn

Description:

Add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This

instruction is a two-cycle instruction.

nnnn

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

Example: HERE BRA Jump

Before Instruction

PC = address (HERE)

After Instruction

PC = address (Jump)

 BSF
 Bit Set f

 Syntax:
 BSF f, b {,a}

 $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$

Operation: $1 \rightarrow f < b >$ Status Affected: None

Operands:

Encoding: 1000 bbba ffff ffff

Description: Bit 'b' in register 'f' is set.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is 'o' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

Literal Offset Mode" for details.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: BSF FLAG REG, 7, 1

Before Instruction

FLAG_REG = 0Ah

After Instruction

 $FLAG_REG = 8Ah$

BTF	sc	Bit Test Fil	le, Skip if Cl	ear	ВТІ	FSS	Bit Test File	e, Skip if Se	t
Synta	ax:	BTFSC f, b	{,a}		Syn	tax:	BTFSS f, b	{,a}	
Oper	ands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			Оре	erands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$		
Oper	ation:	skip if (f)	= 0		Оре	eration:	skip if (f)	= 1	
Statu	s Affected:	None			Stat	us Affected:	None		
Enco	oding:	1011	bbba ff	ff ffff	Enc	oding:	1010	bbba fff	f ffff
Desc	eription:	instruction is the next instru- and a NOP is this a two-cy If 'a' is '0', th 'a' is '1', the GPR bank (o If 'a' is '0' an set is enable Indexed Lite mode whene See Section Bit-Oriented	BSR is used to default). d the extended	'b' is 'o', then during the in is discarded lead, making is selected. If it is select the id instruction on operates in essing in). Oriented and in Indexed	Des	cription:	instruction is the next instruction is the next instruand a NOP is this a two-cyclif 'a' is '0', the 'a' is '1', the If GPR bank (d If 'a' is '0' and set is enabled in Indexed Limode whene See Section Bit-Oriented	pister 'f' is '1', t skipped. If bit uction fetched ction execution executed instruction. e Access Bank 3SR is used to efault). d the extended d, this instructi teral Offset Ad ver f ≤ 95 (5Fh 26.2.3 "Byte- Instructions t Mode" for de	fb' is '1', then during the is discarded ead, making is selected. If select the linstruction on operates dressing j. Oriented and in Indexed
Word	ds:	1			Wor	ds:	1		
Cycle	es:		cles if skip and		Сус	les:	•	cles if skip and	
		by a	2-word instruc	tion.			by a	2-word instruc	tion.
Q C	ycle Activity:	00	00	04	Qt	Cycle Activity:	00	00	04
	Q1 Decode	Q2 Read	Q3 Process	Q4 No		Q1 Decode	Q2 Read	Q3 Process	Q4 No
	Decode	register 'f'	Data	operation		Decode	register 'f'	Data	operation
If sk	ip:			_	If s	kip:			
	Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
	No	No	No	No		No	No	No	No
If ok	operation ip and followed	operation	operation	operation	lf o	operation kip and followe	operation	operation	operation
II SK	Q1	Q2	Q3	Q4	11.5	Q1	Q2	Q3	Q4
	No	No	No	No No		No	No	No	No No
	operation	operation	operation	operation		operation	operation	operation	operation
	No	No	No	No		No	No	No	No
	operation	operation	operation	operation		operation	operation	operation	operation
Exam	, 	FALSE : TRUE :	rfsc flag	, 1, 0	<u>Exa</u>	mple:	FALSE :		G, 1, 0
	Before Instruct PC After Instructio If FLAG< PC If FLAG< PC PC	= add n 1> = 0; = add 1> = 1;	ress (HERE) ress (TRUE) ress (FALSE)			PC After Instruction If FLAG< PC If FLAG< PC PC PC	= ad on (1> = 0; = ad (1> = 1;	dress (HERE) dress (FALS) dress (TRUE)	

BTG	TG Bit Toggle f					
Synta	ax:	BTG f, b {,a	a}			
Oper	ands:	$0 \le f \le 255$ $0 \le b < 7$ $a \in [0,1]$	$0 \le b < 7$ $a \in [0,1]$			
Oper	ation:	$(\overline{f < b >}) \to f <$:b>			
Statu	s Affected:	None				
Enco	ding:	0111	bbba	ff	ff	ffff
Description:		inverted. If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enab in Indexed mode wher Section 26 Bit-Oriente Literal Offs	he BSR is (default). nd the ex led, this ir Literal Offinever f \le \mathcal{S} i.2.3 "Byted Instructions"	tendenstructions fset A 95 (5F e-Ori	d to seed insection address in the second se	select the struction operates essing See and Indexed
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read register 'f'	Proce Data			Write gister 'f'

Example: PORTC, 4, 0

Before Instruction:

PORTC = 0111 0101 [75h]

After Instruction:

PORTC = 0110 0101 **[65h]**

BOV Branch if Overflow

BOV n Syntax: Operands: $\text{-}128 \leq n \leq 127$

Operation: if OVERFLOW bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0100 nnnn nnnn If the OVERFLOW bit is '1', then the

Description: program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next

instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BOV Jump

Before Instruction

PC address (HERE)

After Instruction

If OVERFLOW =

1; address (Jump) PC

If OVERFLOW = PC = address (HERE + 2)

Syntax: ΒZ n Operands: $-128 \le n \le 127$ Operation: if ZERO bit is '1' $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0000 nnnn nnnn

Description: If the ZERO bit is '1', then the program

will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is then a

two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	ʻn'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	ʻn'	Data	operation

Example: HERE BZJump

Before Instruction

PC address (HERE)

After Instruction

If ZERO

address (Jump)

address (HERE + 2)

Syntax:	CALL k {,s}
Operands:	$0 \le k \le 1048575$ $s \in [0,1]$
Operation:	$(PC) + 4 \rightarrow TOS,$ $k \rightarrow PC < 20:1>,$ if s = 1 $(W) \rightarrow WS,$ $(Status) \rightarrow STATUSS,$ $(BSR) \rightarrow BSRS$
Status Affected:	None

Subroutine Call

Encoding:

1st word (k<7:0>) 2nd word(k<19:8>)

CALL

1110	110s	k ₇ kkk	kkkk ₀
1111	k ₁₉ kkk	kkkk	kkkk ₈

Description: Subroutine call of entire 2-Mbyte memory range. First, return address (PC + 4) is pushed onto the return stack. If 's' = 1, the W, Status and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no

update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	PUSH PC to	Read literal
	'k'<7:0>,	stack	'k'<19:8>,
			Write to PC
No	No	No	No
operation	operation	operation	operation

Example: HERE CALL THERE, 1

Before Instruction

PC address (HERE)

After Instruction

PC address (THERE) TOS address (HERE + 4)

WS **BSRS BSR** STATUSS = Status

Clear f			
CLRF f{	,a}		
$0 \le f \le 255$ $a \in [0,1]$			
$000h \rightarrow f$ $1 \rightarrow Z$			
Z			
0110	101a	ffff	ffff
Clears the contents of the specified register. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed			
1			
1			
Q2	Q3	3	Q4
	CLRF f { $0 \le f \le 255$ $a \in [0,1]$ $000h \rightarrow f$ $1 \rightarrow Z$ Z Otlears the register. If 'a' is '0', If 'a' is '1', GPR bank If 'a' is '0' is set is enable in Indexed mode whee Section 2 Bit-Orient Literal Off 1	CLRF $f\{,a\}$ $0 \le f \le 255$ $a \in [0,1]$ $000h \rightarrow f$ $1 \rightarrow Z$ Z $\begin{array}{ c c c c }\hline 0110 & 101a \\\hline Clears the contents register.\\\hline If 'a' is '0', the Accest 'a' is '1', the BSR is GPR bank (default). If 'a' is '0' and the exset is enabled, this in Indexed Literal Ofmode whenever f \le Section \ 26.2.3 "By Bit-Oriented Instructive and the section of the se$	CLRF $f\{,a\}$ $0 \le f \le 255$ $a \in [0,1]$ $000h \to f$ $1 \to Z$ Z Ollowing the contents of the specific structure of the spe

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'
	- 3		3 - 1 -

Example: FLAG_REG, 1 CLRF

Before Instruction

FLAG_REG 5Ah

After Instruction

FLAG_REG 00h

CLRWDT	Clear Watchdog Timer			
Syntax:	CLRWDT			
Operands:	None			
Operation:	$\begin{array}{c} 000h \rightarrow W \\ 000h \underline{\rightarrow} W \\ 1 \rightarrow \overline{TO}, \\ 1 \rightarrow \overline{PD} \end{array}$,	caler,	
Status Affected:	$\overline{TO}, \overline{PD}$			
Encoding:	0000	0000	0000	0100
Description:	CLRWDT i Watchdog postscaler and PD, a	Timer. It a		the
Words:	1			
Cycles:	1			

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	Process	No
	operation	Data	operation

Example: CLRWDT

Before Instruction

WDT Counter

After Instruction

WDT Counter 00h 0

WDT Postscaler TO PD 1 1

CON	ЛF	Complement f			
Synta	ax:	COMF f	{,d {,a}}	•	
Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Oper	ration:	$(\overline{f}) \rightarrow dest$			
Statu	ıs Affected:	N, Z			
Enco	oding:	0001	11da	ffff	ffff
Desc	eription:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.			
Word	ls:	1			
Cycle	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read register 'f'	Proce Dat		Write to estination

Example:	CO	OMF	REG,	Ο,	0
Before Instru	ıction				
REG	=	13h			
After Instruc	tion				
REG	=	13h			
W	=	FCh			

CPF	SEQ	Compare	f with W, sk	ip if f = W
Synta	ax:	CPFSEQ	f {,a}	
Oper	rands:	$0 \le f \le 255$ a $\in [0,1]$		
Oper	ration:	(f) - (W), skip if $(f) = 0$	(\M)	
		(unsigned o		
Statu	ıs Affected:	None	,	
Enco	oding:	0110	001a fff	f ffff
Word		Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		
Cycle	es:	1(2)		
			/cles if skip an a 2-word instru	
0.0	ycle Activity:	Бу с	a Z-Word IIISII u	iction.
u o	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
If sk	·			
	Q1 No	Q2 No	Q3 No	Q4 No
	operation	operation	operation	operation
lf sk	ip and followed	•		эрэгинэн
	Q1	Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation
	No operation	No operation	No operation	No operation
_		•		,
<u>Exar</u>	<u>nple</u> :	HERE NEQUAL	CPFSEQ REG	, 0
		EQUAL	:	
	Before Instruc	tion		
	PC Addre		RE	
	W REG	= ? = ?		
	After Instruction	-		
	If REG	= W;		
	PC	. 1	dress (EQUAI	- \
		– Au	CICSS (EQUA)	١)
	If REG PC	≠ W;		

CPFSGT	Compare	e f with \	N, skip if	f > W
Syntax:	CPFSGT	f {,a}		
Operands:	$0 \le f \le 255$ $a \in [0,1]$	5		
Operation:	(f) – (W), skip if (f) > (W) (unsigned comparison)			
Status Affected:	None			
Encoding:	0110	010a	ffff	ffff
Description:	Compares location 'f' performing	to the co g an unsig	ntents of th Ined subtra	ne W by action.

If the contents of 'f' are greater than the contents of WREG, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected.

If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction

set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles: 1(2)

Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
-1.	•			

If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CPFSGT REG, 0

NGREATER GREATER

Before Instruction

PC Address (HERE)

W ? =

After Instruction

If REG W;

PC = Address (GREATER)

If REG W: ≤

PC Address (NGREATER)

CPFSLT	Compare f with W, skip if f < W
--------	---------------------------------

Syntax: CPFSLT f {,a} Operands: $0 \le f \le 255$ $a \in [0,1]$ Operation: (f) - (W),skip if (f) < (W)

(unsigned comparison)

Status Affected: None

Encoding: ffff ffff 0110 000a

Description: Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is

executed instead, making this a two-cycle instruction.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

Words: 1 Cycles:

1(2) Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1	Q2	Q3	Q4	
No	No	No	No	
operation	operation	operation	operation	

If skip and followed by 2-word instruction:

Q1	Q1 Q2		Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CPFSLT REG, 1

NLESS LESS

Before Instruction

PC Address (HERE) =

w

After Instruction

If REG < W:

Address (LESS) PC =

If REG \geq W:

PC Address (NLESS)

DAV	DAW Decimal Adjust W Register					
Synta	ax:	DAW				
Oper	ands:	None				
Oper	ration:	If [W<3:0> > 9] or [DC = 1] then (W<3:0>) + 6 \rightarrow W<3:0>; else (W<3:0>) \rightarrow W<3:0>;				
		If [W<7:4> + DC > 9] or [C = 1] then $(W<7:4>) + 6 + DC \rightarrow W<7:4>$; else $(W<7:4>) + DC \rightarrow W<7:4>$				
Statu	s Affected:	С				
Enco	oding:	0000	0000	0000	0111	
Desc	eription:	DAW adjust resulting fro variables (e and produc result.	om the earli each in pacl	er addit ked BC	ion of two D format)	
Word	ds:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	Read register W	Process Data	5	Write W	

⊢ xamp	۱۵1۰
	ıeı.
_	

DAW

A5h

Before Instruction

W

C DC 0 After Instruction W 05h

C DC 1 0

Example 2:

Before Instruction

W CEh C DC After Instruction

> W 34h C DC

DECF	Decrement f
Syntax:	DECF f {,d {,a}}
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$
Operation:	$(f)-1 \rightarrow dest$
Status Affected:	C, DC, N, OV, Z
Encoding:	0000 01da ffff ffff
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: Cycles:

Q Cycle Activity:

Q1)1 Q2		Q4	
Decode	Read	Process	Write to	
	register 'f'	Data	destination	

Example: DECF CNT, 1, 0

Before Instruction

CNT Z 01h After Instruction

CNT Z 00h 1

DECFS	SZ	Decreme	nt f, skip if 0)	DCF	SNZ	Decreme	nt f, skip if n	ot 0
Syntax:		DECFSZ 1	f {,d {,a}}		Synt	ax:	DCFSNZ	f {,d {,a}}	
Operan	ds:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Oper	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation	on:	(f) $-1 \rightarrow de$ skip if resul	•		Ope	ration:	(f) $-1 \rightarrow de$ skip if resul	•	
Status A	Affected:	None			Statu	ıs Affected:	None		
Encodin	ng:	0010	11da ffi	ff ffff	Enco	oding:	0100	11da fff	f ffff
Descrip	tion:	decremented placed in Whole placed back of the result which is alread a NOP in it a two-cyclif 'a' is '0', the second of the sec	nd the extend	the result is ne result is (default). It instruction, is discarded stead, making that is selected. It is selected to select the ed instruction operates Addressing Fh). See iented and is in Indexed	Desc	cription:	decremented placed in Williams placed back instruction, discarded a instruction. If 'a' is '0', till f'a' is '1', till GPR bank in the section 26 Bit-Oriented back in Indexed mode when Section 26 Bit-Oriented in Williams placed in Indexed mode when Section 26 Bit-Oriented in Williams placed in Indexed mode when Section 26 Bit-Oriented in Williams placed in Indexed mode when Section 26 Bit-Oriented in Williams placed in Williams	ts of register 'f ed. If 'd' is '0', t /. If 'd' is '1', th k in register 'f' is not '0', the which is alrea- und a NOP is ex taking it a two-c the Access Bar the BSR is used (default). the sinstruct Literal Offset A ever f ≤ 95 (5f 2.3 "Byte-Ori dd Instruction set Mode" for	the result is e result is (default). next dy fetched, is recuted yele ak is selected. It is select the ed instruction operates addressing Th). See iented and in Indexed
Words:		1						set wode for	details.
Cycles:		•	cles if skip an 2-word instru		Word Cycle			cycles if skip a a 2-word instr	
Q Cyci	e Activity: Q1	Q2	Q3	Q4	QC	ycle Activity:	·		
	Decode	Read	Process	Write to]	Q1	Q2	Q3	Q4
		register 'f'	Data	destination		Decode	Read	Process	Write to destination
If skip:				•	If sk	in:	register 'f'	Data	destination
	Q1	Q2	Q3	Q4]	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation		No	No	No	No No
		d by 2-word in		operation	J	operation	operation	operation	operation
	Q1	Q2	Q3	Q4	If sk	rip and followe	d by 2-word in	struction:	_
	No	No	No	No]	Q1	Q2	Q3	Q4
(operation	operation	operation	operation		No	No	No	No
	No	No	No	No		operation	operation	operation	operation
(operation	operation	operation	operation		No operation	No operation	No operation	No operation
Example	<u>e</u> :	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	<u>Exar</u>		HERE I		IP, 1, 0
Ве	fore Instruc	tion						:	
Aft	PC ter Instruction CNT If CNT PC	on = CNT - 1 = 0; = Address	S (HERE)	3)		Before Instruction TEMP After Instruction TEMP If TEMP	= on = =	? TEMP – 1, 0;	
	If CNT PC	≠ 0; = Address	S (HERE + 2	2)		PC If TEMP PC	= ≠ =	Address (2 0; Address (1	

GOTO	Unconditional Branch			
Syntax:	GOTO k			
Operands:	$0 \le k \le 10$	48575		
Operation:	$k \rightarrow PC < 20:1 >$			
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8>) Description:	1110 1111 k_7kkk $kkkk_0$ 1111 k_19kk kkk kkk $kkkk_8$ GOTO allows an unconditional branch anywhere within entire 2-Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>.			
	GOTO is always a two-cycle instruction.			
Words:	2			
Cycles:	2			

Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	•	Incremen	t f				
Synta	ıx:	INCF f {,c	l {,a}}				
Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Opera	ation:	$(f) + 1 \rightarrow de$	est				
Statu	s Affected:	C, DC, N, OV, Z					
Enco	ding:	0010 10da ffff ffff					
	ription:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	s:	1	1				
Cycle	es:	1					
Q Cy	cle Activity:						
	Q1	Q2	Q3			Q4	
	Decode	Read register 'f'	Proce Data		•	Vrite to stination	

Example:	II	ICF	CNT,		0
Before Instruction CNT Z C DC After Instruction	= = = =	FFh 0 ?			
CNT Z	=	00h			
C DC	= =	1			

INCFSZ	Increment f, skip if 0				
Syntax:	INCFSZ f {,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	$(f) + 1 \rightarrow dest,$ skip if result = 0				
Status Affected:	None				
Encoding:	0011 11da ffff ffff				
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is '0', the next instruction, which is already fetched, is discarded				

it a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

and a NOP is executed instead, making

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: Cycles: 1(2)

> Note: 3 cycles if skip and followed by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

If skip:

Q1	Q1 Q2		Q4	
No	No	No	No	
operation	operation	operation	operation	

If skip and followed by 2-word instruction:

Q1	Q2	Q2 Q3		
No	No	No	No	
operation	operation	operation	operation	
No	No	No	No	
operation	operation	operation	operation	

Example: HERE INCFSZ CNT, 1, 0 NZERO ZERO

Before Instruction

PC Address (HERE)

After Instruction

CNT + 1 If CNT Address (ZERO) Address (NZERO)

Syntax:	INFSNZ	f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			
Operation:	(f) + 1 \rightarrow dest, skip if result \neq 0			
Status Affected:	None			
Encoding:	0100	10da	ffff	ffff

Description: The contents of register 'f' are incremented. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If the result is not '0', the next instruction, which is already fetched, is

discarded and a NOP is executed instead, making it a two-cycle instruction.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See Section 26.2.3 "Byte-Oriented and **Bit-Oriented Instructions in Indexed** Literal Offset Mode" for details.

Words: 1 Cycles: 1(2)

> Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read	Process	Write to
		register 'f'	Data	destination
If sk	ip:			

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1		Q2	Q3	Q4	
	No	No	No	No	
	operation	operation	operation	operation	
	No	No	No	No	
	operation	operation	operation	operation	

Example: HERE INFSNZ REG, 1, 0 ZERO

Before Instruction

PC Address (HERE)

NZERO

After Instruction

REG REG + 1

If REG # 0:

PC Address (NZERO) = If REG = PC Address (ZERO)

Data

IORI	IORLW Inclusive OR literal with W				w	
Synta	ax:	IORLW k				
Oper	ands:	$0 \leq k \leq 255$				
Oper	ation:	(W) .OR. $k \to W$				
Statu	s Affected:	N, Z	N, Z			
Enco	ding:	0000	1001	kkkk	kkkk	
Desc	ription:	The contereight-bit lite				
Word	ls:	1				
Cycles:		1				
Q Cycle Activity:						
	Q1	Q2	Q3		Q4	
	Decode	Read	Proce	ss W	rite to W	

Example: IORLW 35h

literal 'k'

Before Instruction

W = 9Ah

After Instruction

W = BFh

IOR	ΝF	Inclusive OR W with f					
Synta	ax:	IORWF f	IORWF f {,d {,a}}				
Opera	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Opera	ation:	(W) .OR. (f) \rightarrow dest					
Statu	s Affected:	N, Z					
Enco	ding:	0001	00da	ffff	ffff		
Desc	ription:	Inclusive OR W with register 'f'. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.					
Word	s:	1					
Cycles:		1					
Q Cy	ycle Activity:						
r	Q1	Q2	Q3		Q4		
	Decode	Read	Process	s V	Vrite to		

Example: IORWF RESULT, 0, 1

register 'f'

Data

destination

Before Instruction

RESULT = 13hW = 91h

After Instruction

 $\begin{array}{ccc} \mathsf{RESULT} &=& 13\mathsf{h} \\ \mathsf{W} &=& 93\mathsf{h} \end{array}$

LFSR Load FSR LFSR f, k Syntax: $0 \le f \le 2$ Operands: $0 \le k \le 4095$ Operation: $k \to \mathsf{FSRf}$ Status Affected: None Encoding: 00ff 1110 1110 k₁₁kkk 1111 0000 k₇kkk kkkk The 12-bit literal 'k' is loaded into the Description:

Description: The 12-bit literal 'k' is loaded into the File Select Register pointed to by 'f'.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write
	'k' MSB	Data	literal 'k'
			MSB to
			FSRfH
Decode	Read literal	Process	Write literal
	'k' LSB	Data	'k' to FSRfL

Example: LFSR 2, 3ABh

After Instruction

FSR2H = 03h FSR2L = ABh

MOVF	Move f	
Syntax:	MOVF f {,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	
Operation:	$f \to dest$	
Status Affected:	N, Z	
Encoding:	0101 00da ffff ffff	
Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' is '0', the result is placed in W. If 'd' is '1' the result is	

placed in W. If 'd' is '1', the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256-byte bank.

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

Literal Offset Mode" for details.
Words: 1

Q Cycle Activity:

Cycles:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write W
	register 'f'	Data	

Example: MOVF REG, 0, 0

1

Before Instruction

 $\begin{array}{ccc} \mathsf{REG} & = & 22\mathsf{h} \\ \mathsf{W} & = & \mathsf{FFh} \end{array}$

After Instruction

REG = 22h W = 22h

MOVFF	Move f to f		
Syntax:	MOVFF f _s ,f _d		
Operands:	$0 \le f_s \le 4095$ $0 \le f_d \le 4095$		
Operation:	$(f_s) o f_d$		
Status Affected:	None		
Encoding: 1st word (source) 2nd word (destin.)	1100 ffff ffff ffff _s 1111 ffff ffff ffff _d		
Description:	The contents of source register 'f _s ' are moved to destination register 'f _d '.		

moved to destination register 'f_d'.
Location of source 'f_s' can be anywhere in the 4096-byte data space (000h to FFFh) and location of destination 'f_d' can also be anywhere from 000h to FFFh.
Either source or destination can be W

(a useful special situation).
MOVFF is particularly useful for
transferring a data memory location to a
peripheral register (such as the transmit
buffer or an I/O port).

The ${\tt MOVFF}$ instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

Words: 2 Cycles: 2 (3)

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f' (src)	Process Data	No operation
Decode	No operation No dummy read	No operation	Write register 'f' (dest)

Example: MOVFF REG1, REG2

Before Instruction

 $\begin{array}{lll} \mathsf{REG1} & = & 33\mathsf{h} \\ \mathsf{REG2} & = & 11\mathsf{h} \end{array}$

After Instruction

 $\begin{array}{lll} \mathsf{REG1} & = & 33\mathsf{h} \\ \mathsf{REG2} & = & 33\mathsf{h} \end{array}$

MΟ\	/LB	Move literal to low nibble in BSR				
Synta	ax:	MOVLW F	MOVLW k			
Oper	ands:	$0 \le k \le 255$;			
Oper	ation:	$k \to BSR$				
Statu	s Affected:	None				
Enco	ding:	0000	0001	kkkk	kkk	k
Desc	eription:	The eight-b Bank Select of BSR<7:4 regardless	ct Registe 4> always	er (BSR s remair). The va ns '0',	
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Read	Proce	ess	Write lite	ral

Example: MOVLB 5

literal 'k'

Data

'k' to BSR

Before Instruction

BSR Register = 02h After Instruction BSR Register = 05h

MOVLW	Move literal to W		
Syntax:	MOVLW k		
Operands:	$0 \leq k \leq 255$		
Operation:	$k\toW$		
Status Affected:	None		
Encoding:	0000 1110 kkkk kkkk		

Description: The eight-bit literal 'k' is loaded into W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: MOVLW 5Ah

After Instruction

W = 5Ah

MOVWF	Move W to f	
Syntax:	MOVWF f {,a}	
Operands:	$0 \le f \le 255$ a $\in [0,1]$	
Operation:	$(W) \rightarrow f$	
Status Affected:	None	
Encoding:	0110 111a ffff ff	Ēf
Description:	Move data from W to register 'f'. Location 'f' can be anywhere in the	

256-byte bank.
If 'a' is '0', the Access Bank is selected.
If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See

Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: MOVWF REG, 0

Before Instruction

W = 4FhREG = FFh

After Instruction

W = 4FhREG = 4Fh

MULLW	Multiply literal with W		
Syntax:	MULLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) $x k \rightarrow PRODH:PRODL$		
Status Affected:	None		
Encoding:	0000 1101 kkkk kkkk		
Description:	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in the PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected.		
Words:	1		
Cycles:	1		
O Cyclo Activity:			

Cycles.	
Q Cycle	Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	literal 'k'	Data	registers
			PRODH:
			PRODL

Example: MULLW 0C4h

Before Instruction

E2h PRODH **PRODL** After Instruction

> E2h = PRODH ADh **PRODL** 08h

MULWF Multiply W with f Syntax: MULWF f {,a} $0 \le f \le 255$ Operands: $a \in [0,1]$ (W) $x(f) \rightarrow PRODH:PRODL$ Operation: Status Affected: None Encodina: 0000 001a ffff ffff An unsigned multiplication is carried Description: out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the Status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but not detected. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever $f \le 95$ (5Fh). See **Section 26.2.3**

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	registers
			PRODH:
			PRODL

Mode" for details.

"Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset

Example: MULWF REG, 1

Before Instruction

C4h REG B5h PRODH PRODL After Instruction

> W C4h REG B5h PRODH 8Ah PRODL 94h

NEGF	Negate f			
Syntax:	NEGF f	{,a}		
Operands:	$0 \le f \le 255$ a $\in [0,1]$			
Operation:	$(\overline{f}) + 1 \rightarrow f$			
Status Affected:	N, OV, C, DC, Z			
Encoding:	0110 110a ffff ffff			
Description:	Location 'f' is negated using 2's complement. The result is placed in the data memory location 'f'. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See			

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Section 26.2.3 "Byte-Oriented and

Literal Offset Mode" for details.

Bit-Oriented Instructions in Indexed

Example: NEGF REG, 1

Before Instruction

REG = 0011 1010 [3Ah]

After Instruction

REG = 1100 0110 [C6h]

NOF	•	No Operation				
Synta	ax:	NOP	NOP			
Oper	ands:	None				
Oper	ation:	No operation				
Statu	s Affected:	None				
Enco	ding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx
Desc	ription:	No operation.				
Word	ls:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3		Q4
	Decode	No operation	No opera		O	No peration

Example:

None.

POP	Pop Top of Return Stack

Syntax: POP Operands: None

Operation: $(TOS) \rightarrow bit bucket$

Status Affected: None

Encoding: 0000 0000 0000 0110

The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.

Words: 1 Cycles: 1

Q Cycle Activity:

Description:

Q1	Q2	Q3	Q4
Decode	No	POP TOS	No
	operation	value	operation

Example: POP GOTO

GOTO NEW Before Instruction

TOS = 0031A2h Stack (1 level down) = 014332h

After Instruction

TOS = 014332h PC = NEW PUSH Push Top of Return Stack

Syntax: PUSH Operands: None

Operation: $(PC + 2) \rightarrow TOS$

Status Affected: None

Encoding: 0000 0000 0000 0101

Description: The PC + 2 is pushed onto the top of the return stack. The previous TOS value is pushed down on the stack. This instruction allows implementing a software stack by modifying TOS and

then pushing it onto the return stack.

Words: 1
Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	PUSH	No	No
	PC + 2 onto	operation	operation
	return stack		

Example: PUSH

Before Instruction

TOS = 345Ah PC = 0124h

After Instruction

PC = 0126h TOS = 0126h Stack (1 level down) = 345Ah

RCALL	Relative Call			
Syntax:	RCALL n			
Operands:	$-1024 \le n \le 1023$			
Operation:	$ (PC) + 2 \rightarrow TOS, $ $ (PC) + 2 + 2n \rightarrow PC $			
Status Affected:	None			
Encoding:	1101 1nnn nnnn nnnn			
Description:	Subroutine call with a jump up to 1K from the current location. First, return address (PC + 2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC + 2 + 2n. This instruction is a two-cycle instruction.			

Words: 1 Cycles: 2

Q Cycle Activity:

_	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
		PUSHPC to stack		
	No	No	No	No
	operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE + 2)

RES	ET	Reset				
Synta	ax:	RESET				
Oper	ands:	None	None			
Oper	Operation: Reset all registers and flags that are affected by a MCLR Reset.					at are
Statu	s Affected:	All	All			
Enco	ding:	0000	0000 1111 111			1111
Desc	eription:	This instruction provides a way to execute a MCLR Reset in software.				
Word	ls:	1				
Cycles:		1	1			
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Start	No			No

operation

Example: RESET

After Instruction

Registers = Reset Value Flags* = Reset Value

Reset

RETFIE Return from Interrupt

RETFIE {s} Syntax: Operands: $s \in [0,1]$ Operation: $(TOS) \rightarrow PC$

1 → GIE/GIEH or PEIE/GIEL,

if s = 1 $(WS) \rightarrow W$,

(STATUSS) → Status, $(BSRS) \rightarrow BSR,$

PCLATU, PCLATH are unchanged.

Status Affected: GIE/GIEH, PEIE/GIEL.

Encoding: 0000 0000 0001 000s

Description: Return from interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the

contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).

Words: 1 2 Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No	No	POP PC
	operation	operation	from stack
			Set GIEH or GIEL
No	No	No	No
operation	operation	operation	operation

Example: RETFIE 1

After Interrupt

PC W TOS ws BSR BSRS = STATUSS Status

GIE/GIEH, PEIE/GIEL

RETLW Return literal to W

RETLW k Syntax: Operands: $0 \le k \le 255$ Operation: $k \rightarrow W$, $(TOS) \rightarrow PC$

PCLATU, PCLATH are unchanged

Status Affected: None

Encoding: 0000 1100 kkkk kkkk W is loaded with the eight-bit literal 'k'. Description:

The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH)

remains unchanged.

Words: Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	POP PC
	literal 'k'	Data	from stack,
			Write to W
No	No	No	No
operation	operation	operation	operation

Example:

```
CALL TABLE ; W contains table
           ; offset value
           ; W now has
           ; table value
```

TABLE

; W = offset ADDWF PCL RETLW k0 ; Begin table RETLW k1

RETLW kn ; End of table

Before Instruction

W 07h

After Instruction

W value of kn

RETURN	Return from Subroutine						
Syntax:	RETURN {s}						
Operands:	$s \in [0,1]$						
Operation:	$\begin{split} &(\text{TOS}) \to \text{PC},\\ &\text{if } s = 1\\ &(\text{WS}) \to \text{W},\\ &(\text{STATUSS}) \to \text{Status},\\ &(\text{BSRS}) \to \text{BSR},\\ &\text{PCLATU}, \text{PCLATH are unchanged} \end{split}$						
Status Affected:	None						
Encoding:	0000 0000 0001 001s						
Description:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers, WS, STATUSS and BSRS, are loaded into their corresponding registers, W, Status and BSR. If 's' = 0, no update of these registers occurs (default).						
Words:	1						
Cycles:	2						

Q1	Q2	Q3	Q4
Decode	Decode No		POP PC
	operation	Data	from stack
No	No	No	No
operation	operation	operation	operation

Example: RETURN

Q Cycle Activity:

After Instruction: PC = TOS

RLCF Rotate Left f through Carry						
Syntax:	RLCF f	{,d {,a}}				
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	$(f < n >) \rightarrow 0$ $(f < 7 >) \rightarrow 0$ $(C) \rightarrow des$) ,	1>,			
Status Affected:	C, N, Z					
Encoding:	0011	01da	ffff	ffff		
Description:	The conter one bit to the flag. If 'd' is W. If 'd' is in register If 'a' is '0', selected. If select the If 'a' is '0' a set is enable operates in Addressing f ≤ 95 (5Fh "Byte-Orie Instruction Mode" for	he left the s'o', the s'o', the re'1', the re'1' (defau the Acces s'a' is '1', GPR ban and the eled, this in Indexect g mode word). See Sented anins in Indedetails.	rough the result is pesult is sto lt). ss Bank i the BSR lk (default xtended in instruction d Literal Control 26 d Bit-Orie	CARRY laced in ored back is used to). Instruction in inffset		
Words:	1					
Cycles:	1					
Q Cycle Activity	/ :					
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Proce Dat		Write to estination		

 $\begin{tabular}{lll} \hline \textbf{Example} : & RLCF & REG, & 0 \ , & 0 \\ \hline \textbf{Before Instruction} & \\ \hline \end{tabular}$

REG = 1110 0110 C = 0

After Instruction

REG = 1110 0110 W = 1100 1100 C = 1

RLNCF Rotate Left f (No Carry)		RRCF	Rotate Right f through Carry		
Syntax:	RLNCF f {,d {,a}}	Syntax:	RRCF f {,d {,a}}		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation:	$(f) \rightarrow dest,$ $(f<7>) \rightarrow dest<0>$	Operation:	$(f) \rightarrow dest,$ $(f<0>) \rightarrow C,$		
Status Affected:	N, Z	Status Affected:	$(C) \rightarrow dest < 7 > $ C, N, Z		
Encoding:	0100 01da ffff ff	Ef Status Affected. Encoding:			
Encoding: 0100 01da ffff ffff The contents of register 'f' are rotated one bit to the left. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f \(\leq \) 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		eult Description: tis ted. the tion tates	The contents of register 'f' are rotated one bit to the right through the CARRY flag. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		
Words:	1		C register f		
Cycles:	1	Words:	1		
Q Cycle Activity:			1		
Q1	Q2 Q3 Q4	Cycles: Q Cycle Activity:	ı		
Decode	Read Process Write register 'f' Data destina	5	Q2 Q3 Q4		
Example:	RLNCF REG, 1, 0	Decode	Read Process Write to register 'f' Data destination		
Before Instruc REG After Instructi REG	= 1010 1011	Example: Before Instru REG C After Instruct REG W C	= 1110 0110 = 0		

RRNCF	Rotate Right f (No Carry)							
Syntax:	RRNCF	f {,d {,a}}						
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	• • •						
Operation:	` '	$(f) \rightarrow dest,$ $(f<0>) \rightarrow dest<7>$						
Status Affected:	N, Z							
Encoding:	0100	0100 00da ffff ffff						
Description:	The contents of register 'f' are rotated one bit to the right. If 'd' is '0', the result is placed in W. If 'd' is '1', the result is placed back in register 'f' (default). If 'a' is '0', the Access Bank will be selected, overriding the BSR value. If 'a' is '1', then the bank will be selected as per the BSR value (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	3	Q4				

SET	F	Set f				
Synta	ax:	SETF f{	,a}			
Oper	ands:	$0 \le f \le 255$ $a \in [0,1]$	•			
Oper	ation:	$FFh \to f$				
Statu	s Affected:	None				
Enco	oding:	0110	100a	ffff	ffff	
Desc	oription:	The contents of the specified register are set to FFh. If 'a' is '0', the Access Bank is selected If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.				
Word	ds:	1				
Cycle	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read register 'f'	Proce Dat		Write register 'f'	
<u>Exan</u>	nple:	SETF	REC	;, 1		

5Ah

FFh

Before Instruction REG

After Instruction

REG

Example 1: RRNCF REG, 1, 0

Before Instruction

REG = 1101 0111

Read

register 'f'

Process

Data

Write to

destination

After Instruction

REG = 1110 1011

Example 2: RRNCF REG, 0, 0

Before Instruction

Decode

W = ?

REG = 1101 0111

After Instruction

W = 1110 1011 REG = 1101 0111

SLE	EP	Enter Sle	ep mod	de			
Syntax: SLEEP							
Oper	ands:	None					
Oper	ation:						
Statu	s Affected:	$\overline{TO}, \overline{PD}$					
Enco	ding:	0000	0000	0000	0011		
Desc	ription:	is set. Wat postscaler	he Time-o chdog Til are clear ssor is pu	out stat mer an red. ut into S	tus bit (TO) ad its Sleep mode		
Word	ls:	1					
Cycle	es:	1	1				
Q Cycle Activity:							
	Q1	Q2	Q3		Q4		
	Decode	No operation	Proce Data		Go to Sleep		

 $\begin{array}{lll} \underline{\text{Example:}} & & \text{SLEEP} \\ & \underline{\text{Before Instruction}} \\ & \underline{\overline{\text{TO}}} & = & ? \\ & \underline{\text{PD}} & = & ? \\ & \\ & \underline{\text{After Instruction}} \\ & \underline{\overline{\text{TO}}} & = & 1 \uparrow \\ & \underline{\text{PD}} & = & 0 \\ \end{array}$

† If WDT causes wake-up, this bit is cleared.

SUBFWB	Su	btract	f from	W wit	h borrow	
Syntax:					bon ou	
Operands:	0 ≤ d ∈	SUBFWB $f \{,d \{,a\}\}$ $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:			$\cdot (\overline{C}) \rightarrow de$	est		
Status Affected:	, ,	$(W) - (f) - (\overline{C}) \rightarrow dest$ N, OV, C, DC, Z				
				fff	f ffff	
Encoding: Description:	Substitution Subst	0101 01da fffff ffff Subtract register 'f' and CARRY flag (borrow) from W (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset				
	Мо	de " for	details.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	С	2	Q3		Q4	
Decode	Re		Proce		Write to	
Example 1: Before Instruc REG W		BFWB	REG,		destination	
After Instruction REG W C Z N	= 1 on = F = 2 = 0	FF !)	esult is ne	gative		
Example 2:	SUI	BFWB		ŭ		
Before Instruc REG W C After Instructio REG	= 2 = 5 = 1 on = 2	; !				
W C	= 3					
Z N	= 0		sult is po	sitive		
Example 3:		, , ie BFWB	REG,			
Before Instruc	tion					
REG W C	= 1 = 2 = 0)				
After Instruction REG W C Z N	on = 0 = 2 = 1 = 1	: ; re	sult is ze	ro		

SUBLW	Subtract	W from	literal		
Syntax:	SUBLW I	<			
Operands:	$0 \le k \le 25$	$0 \leq k \leq 255$			
Operation:	$k-(W)\rightarrow$	W			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0000	1000	kkkk	kkkk	
Description	W is subtr				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read literal 'k'	Proces Data		rite to W	
Example 1:	SUBLW ()2h			
Before Instruc W C	etion = 01h = ?				
After Instruction W C Z N	= 01h	esult is po	sitive		
Example 2:	SUBLW (02h			
Before Instruc W C After Instructio W	= 02h = ?				
C Z N	= 1 ; re = 1 = 0	esult is ze	ro		
Example 3:	SUBLW ()2h			
Before Instruc	tion				

```
SUBWF
                        Subtract W from f
Syntax:
                        SUBWF f {,d {,a}}
Operands:
                        0 \le f \le 255
                        d\in \left[ 0,1\right]
                        a \in [0,1]
                        (f) - (W) \rightarrow dest
Operation:
Status Affected:
                        N, OV, C, DC, Z
Encoding:
                          0101
                                    11da
                                              ffff
                                                        ffff
Description:
                        Subtract W from register 'f' (2's
                        complement method). If 'd' is '0', the
                        result is stored in W. If 'd' is '1', the
                        result is stored back in register 'f'
                        (default).
                        If 'a' is '0', the Access Bank is
                        selected. If 'a' is '1', the BSR is used
                        to select the GPR bank (default).
                        If 'a' is '0' and the extended instruction
                        set is enabled, this instruction
                        operates in Indexed Literal Offset
                        Addressing mode whenever
                        f \le 95 (5Fh). See Section 26.2.3
                        "Byte-Oriented and Bit-Oriented
                        Instructions in Indexed Literal Offset
                        Mode" for details.
Words:
                        1
Cycles:
 Q Cycle Activity:
                          Q2
                                         Q3
                                                        Q4
           Q1
         Decode
                                      Process
                                                     Write to
                         Read
                                                    destination
                      register 'f'
                                        Data
Example 1:
                        SUBWF
                                   REG, 1, 0
     Before Instruction
          REG
W
                           3 2 ?
           Ċ
     After Instruction
          REG
           W
          C
                                ; result is positive
          Ž
N
                          Ö
                          0
Example 2:
                        SUBWF
                                   REG, 0, 0
     Before Instruction
REG =
                          2
          W
                          2
?
     After Instruction
                          2
          REG
W
                          ō
           C
Z
N
                                ; result is zero
                          ò
Example 3:
                        SUBWF
                                   REG, 1, 0
     Before Instruction
           REG
                           2
           W
     After Instruction
REG =
                          FFh ;(2's complement)
          W
C
Z
N
                          0
                                ; result is negative
                          0
```

W

C

CZN

After Instruction

03h

0

(2's complement)

; result is negative

=

=

= ŏ

=

SUBWFB	Subtract	W from f with	Borrow	SWA	APF	Swap f		
Syntax:	SUBWFB	f {,d {,a}}		Synt	ax:	SWAPF f	{,d {,a}}	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Oper	ands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		
Operation: Status Affected:	(f) – (W) – N, OV, C, I	$(\overline{C}) o dest$ DC, Z		Ope	ation:	$(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>$		
Encoding:	0101	10da ffff	ffff	Statu	s Affected:	None		
Description:			U	Enco	oding:	0011 10da ffff ff		
Subtract W and the CARRY flag (borrow) from register 'f' (2's complement method). If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f' (default). If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default). If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed Literal Offset Mode" for details.		is Description: The up if are is place ted. If 'a' is lif 'a' is lif 'a' is on ates If 'a' is set is in Indefended ted Section Bit-On		The upper a f' are excha is placed in placed in rel If 'a' is '0', t If 'a' is '1', t GPR bank If 'a' is '0' a set is enabl in Indexed I mode when Section 26	e upper and lower nibbles of register are exchanged. If 'd' is '0', the result blaced in W. If 'd' is '1', the result is used in register 'f' (default). a' is '0', the Access Bank is selected. a' is '1', the BSR is used to select the PR bank (default). a' is '0' and the extended instruction is enabled, this instruction operates and exed Literal Offset Addressing and whenever f ≤ 95 (5Fh). See ction 26.2.3 "Byte-Oriented and to-Oriented Instructions in Indexed			
Words:	1	set wode for de	italis.			Literal Offs	set Mode" for	details.
Cycles:	1			Word	ds:	1		
Q Cycle Activity:	·			Cycle	es:	1		
Q1	Q2	Q3	Q4	QC	ycle Activity:			
Decode	Read	Process	Write to		Q1	Q2	Q3	Q4
	register 'f'	Data	destination		Decode	Read	Process	Write to
Example 1:	SUBWFB	REG, 1, 0				register 'f'	Data	destination
Before Instruc REG	tion = 19h	(0001 1001)	_				
W	= 0Dh	(0000 1101		Exar			REG, 1, 0	
C After Instruction	= 1				Before Instruct REG	etion = 53h		
REG	= 0Ch	(0000 1011			After Instruction			
W C	= 0Dh = 1	(0000 1101	(0000 1101)		REG	= 35h		
Ž N	= 0 = 0	; result is pos	itivo					
Example 2:		REG, 0, 0	ilive					
Before Instruc		1120, 0, 0						
REG W C	= 1Bh = 1Ah = 0	(0001 1011 (0001 1010						
After Instruction REG W C	on = 1Bh = 00h = 1	(0001 1011)					
Ž N	= 1 = 0	; result is zero)					
Example 3:	SUBWFB	REG, 1, 0						
Before Instruc REG W C	= 03h = 0Eh = 1	(0000 0011 (0000 1101						
After Instruction REG	= F5h = 0Eh	(1111 0100 ; [2's comp] (0000 1101						
C Z N	= 0 = 0 = 1	; result is neg	ative					

TBLRD Table Read

TBLRD (*; *+; *-; +*) Syntax:

Operands: None Operation: if TBLRD *,

(Prog Mem (TBLPTR)) → TABLAT;

TBLPTR - No Change;

if TBLRD *+,

(Prog Mem (TBLPTR)) → TABLAT;

(TBLPTR) + 1 \rightarrow TBLPTR;

if TBLRD *-,

(Prog Mem (TBLPTR)) → TABLAT;

 $(TBLPTR) - 1 \rightarrow TBLPTR$;

if TBLRD +*,

(TBLPTR) + 1 \rightarrow TBLPTR;

 $(Prog Mem (TBLPTR)) \rightarrow TABLAT;$

Status Affected: None

Encoding:

0000	0000	0000	10nn	
			nn=0	*
			=1	*+
			=2	* -
			=3	+*

Description:

This instruction is used to read the contents of Program Memory (P.M.). To address the program memory, a pointer called Table

Pointer (TBLPTR) is used.

The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR

has a 2-Mbyte address range.

TBLPTR[0] = 0: Least Significant Byte of Program Memory

Word

Most Significant Byte

TBLPTR[0] = 1: of Program Memory

Word

The TBLRD instruction can modify the value

of TBLPTR as follows:

· no change

post-increment

post-decrement

pre-increment

Words: 1 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	No operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (Continued)

Example1: TBLRD

Before Instruction

TABLAT 55h 00A356h **TBLPTR** MEMORY (00A356h) 34h

After Instruction

TABLAT 34h 00A357h **TBLPTR**

Example2: TBLRD +*

Before Instruction

TABLAT TBLPTR MEMORY (01A357h) MEMORY (01A358h) AAh 01A357h = 12h 34h

After Instruction

TABLAT 34h TBLPTR 01A358h

TBLWT	Table W	rite			
Syntax:	TBLWT (*; *+; *-; +*)				
Operands:	None				
Operation:	None if TBLWT*, (TABLAT) → Holding Register; TBLPTR – No Change; if TBLWT*+, (TABLAT) → Holding Register; (TBLPTR) + 1 → TBLPTR; if TBLWT*-, (TABLAT) → Holding Register; (TBLPTR) – 1 → TBLPTR; if TBLWT+*, (TBLPTR) + 1 → TBLPTR; if TBLWT+*, (TBLPTR) + 1 → TBLPTR; (TABLAT) → Holding Register;				
Status Affected:	None	,	gog.o.o.	,	
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*	
Description:	This instruction uses the 3 LSBs of TBLPTR to determine which of the 8 holding registers the TABLAT is written to. The holding registers are used to program the contents of Program Memory (P.M.). (Refer to Section 6.0 "Flash Program Memory" for additional details on programming Flash memory.) The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2-MByte address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment • post-decrement				
Mordo	• pre-incr	ement			
Words:	1				
Cycles:	2				
Q Cycle Activity:					
	Q1 Q2 Q3 Q4				
	Decode	No operation	No operation	No operation	
	NI.	N	N	Sporation	

TBLWT	Table Write	(Con	tinued)
Example1:	TBLWT *+;		
Before Instru	ction		
TABLAT TBLPTF HOLDIN		= =	55h 00A356h
(00A3		=	FFh
	ions (table write	comp	
TABLAT TBLPTF		=	55h 00A357h
	NG REGISTER	=	00A35711
(00A3	56h)	=	55h
Example 2:	TBLWT +*;		
Before Instru	ction		
TABLAT		=	34h
TBLPTF HOLDIN	R NG REGISTER	=	01389Ah
(01389	9Ah)	=	FFh
HOLDIN (01389	NG REGISTER	_	FFh
,	ion (table write o	_	
TABLAT	,	= .	34h
TBLPTF	R NG REGISTER	=	01389Bh
(01389		=	FFh
(01389		=	34h

No

operation

No

(Read

TABLAT)

No

operation operation

No

operation

(Write to Holding

Register)

TSTFSZ	Test f, skip if 0		
Syntax:	TSTFSZ f {,a}		
Operands:	$0 \le f \le 255$ $a \in [0,1]$		
Operation:	skip if f = 0		
Status Affected:	None		
Encoding:	0110 011a ffff ffff		
Description:	If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOR is executed		

If 'f' = 0, the next instruction fetched during the current instruction execution is discarded and a NOP is executed, making this a two-cycle instruction. If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

Literal Offset Mode" for details.

Words: 1 Cycles: 1(2)

Note: 3 cycles if skip and followed

by a 2-word instruction.

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	No
	register 'f'	Data	operation

If skip:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No	No
operation	operation	operation	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE TSTFSZ CNT, 1

NZERO : ZERO :

Before Instruction

PC = Address (HERE)

After Instruction

If CNT = 00h,

PC = Address (ZERO)
If CNT ≠ 00h,
PC = Address (NZERO)

Syntax:	XORLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .XOR. $k \rightarrow W$		
Status Affected:	N, Z		
Encoding:	0000 1010	kkkk	kkkk
Description:	The contents of Wa	are XORe	d with

Description: The contents of W are XORed with the 8-bit literal 'k'. The result is placed

in W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to W
	literal 'k'	Data	

Example: XORLW 0AFh

Before Instruction

W = B5h

After Instruction

W = 1Ah

XORWF Exclusive OR W with f

Syntax: XORWF $f \{ d \{,a\} \}$

Operands: $0 \le f \le 255$

 $d\in [0,1]$ $a\in [0,1]$

Status Affected: N, Z

Encoding: 0001 10da ffff ffff

Description: Exclusive OR the contents of W with register 'f'. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back

in the register 'f' (default).

If 'a' is '0', the Access Bank is selected. If 'a' is '1', the BSR is used to select the

GPR bank (default).

If 'a' is '0' and the extended instruction set is enabled, this instruction operates in Indexed Literal Offset Addressing mode whenever f ≤ 95 (5Fh). See Section 26.2.3 "Byte-Oriented and Bit-Oriented Instructions in Indexed

Literal Offset Mode" for details.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: XORWF REG, 1, 0

Before Instruction

 $\begin{array}{ccc} \mathsf{REG} & = & \mathsf{AFh} \\ \mathsf{W} & = & \mathsf{B5h} \end{array}$

After Instruction

 $\begin{array}{lll} \mathsf{REG} & = & \mathsf{1Ah} \\ \mathsf{W} & = & \mathsf{B5h} \end{array}$

26.2 Extended Instruction Set

In addition to the standard 75 instructions of the PIC18 instruction set, PIC18F6627/6722/8627/8722 devices also provide an optional extension to the core CPU functionality. The added features include eight additional instructions that augment indirect and indexed addressing operations and the implementation of Indexed Literal Offset Addressing mode for many of the standard PIC18 instructions.

The additional features of the extended instruction set are disabled by default. To enable them, users must set the XINST configuration bit.

The instructions in the extended set can all be classified as literal operations, which either manipulate the File Select Registers, or use them for indexed addressing. Two of the instructions, ADDFSR and SUBFSR, each have an additional special instantiation for using FSR2. These versions (ADDULNK and SUBULNK) allow for automatic return after execution.

The extended instructions are specifically implemented to optimize re-entrant program code (that is, code that is recursive or that uses a software stack) written in high-level languages, particularly C. Among other things, they allow users working in high-level languages to perform certain operations on data structures more efficiently. These include:

- dynamic allocation and deallocation of software stack space when entering and leaving subroutines
- function pointer invocation
- software Stack Pointer manipulation
- manipulation of variables located in a software stack

A summary of the instructions in the extended instruction set is provided in Table 26-3. Detailed descriptions are provided in **Section 26.2.2** "Extended Instruction **Set**". The opcode field descriptions in Table 26-1 (page 318) apply to both the standard and extended PIC18 instruction sets.

Note: The instruction set extension and the Indexed Literal Offset Addressing mode were designed for optimizing applications written in C; the user may likely never use these instructions directly in assembler. The syntax for these commands is provided as a reference for users who may be reviewing code that has been generated by a compiler.

26.2.1 EXTENDED INSTRUCTION SYNTAX

Most of the extended instructions use indexed arguments, using one of the File Select Registers and some offset to specify a source or destination register. When an argument for an instruction serves as part of indexed addressing, it is enclosed in square brackets ("[]"). This is done to indicate that the argument is used as an index or offset. MPASMTM assembler will flag an error if it determines that an index or offset value is not bracketed.

When the extended instruction set is enabled, brackets are also used to indicate index arguments in byte-oriented and bit-oriented instructions. This is in addition to other changes in their syntax. For more details, see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands".

Note: In the past, square brackets have been used to denote optional arguments in the PIC18 and earlier instruction sets. In this text and going forward, optional arguments are denoted by braces ("{ }").

TABLE 26-3: EXTENSIONS TO THE PIC18 INSTRUCTION SET

Mnemonic, Operands		Description	Cycles	16-Bit Instruction Word			Vord	Status
		Description	Cycles	MSb			LSb	Affected
ADDFSR	f, k	Add literal to FSR	1	1110	1000	ffkk	kkkk	None
ADDULNK	k	Add literal to FSR2 and return	2	1110	1000	11kk	kkkk	None
CALLW		Call subroutine using WREG	2	0000	0000	0001	0100	None
MOVSF	z_s , f_d	Move z _s (source) to 1st word	2	1110	1011	0zzz	ZZZZ	None
		f _d (destination) 2nd word		1111	ffff	ffff	ffff	
MOVSS	z_s, z_d	Move z _s (source) to 1st word	2	1110	1011	1zzz	ZZZZ	None
		z _d (destination) 2nd word		1111	xxxx	XZZZ	ZZZZ	
PUSHL	k	Store literal at FSR2, decrement FSR2	1	1110	1010	kkkk	kkkk	None
SUBFSR	f, k	Subtract literal from FSR	1	1110	1001	ffkk	kkkk	None
SUBULNK	k	Subtract literal from FSR2 and return	2	1110	1001	11kk	kkkk	None

Process

Data

Write to

FSR

26.2.2 EXTENDED INSTRUCTION SET

ADDFSR	Add Literal to FSR					
Syntax:	ADDFSR	f, k				
Operands:	$0 \le k \le 63$ $f \in [0, 1, 2]$					
Operation:	FSR(f) +	$k \rightarrow FSR($	f)			
Status Affected:	None					
Encoding:	1110	1000	ffkk	kkkk		
Description:	The 6-bit literal 'k' is added to the contents of the FSR specified by 'f'.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		

Example: ADDFSR 2, 23h

Read

literal 'k'

Before Instruction

Decode

FSR2 = 03FFh

After Instruction

FSR2 = 0422h

ADDULNK	Add Lite	eral to FS	R2 and	Return		
Syntax:	ADDULN	K k				
Operands:	$0 \le k \le 63$	3				
Operation:	FSR2 + k	$x \to FSR2$,			
	$(TOS) \to$	PC				
Status Affected:	None					
Encoding:	1110	1000	11kk	kkkk		
Description:	The 6-bit literal 'k' is added to the contents of FSR2. A RETURN is then executed by loading the PC with the TOS. The instruction takes two cycles to execute; a NOP is performed during the second cycle. This may be thought of as a special case of the ADDFSR instruction, where f = 3 (binary '11'); it operates only on FSR2.					
Words:	1					

Q Cycle Activity:

Cycles:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	literal 'k'	Data	FSR
No	No	No	No
Operation	Operation	Operation	Operation

Example: ADDULNK 23h

Before Instruction

FSR2 = 03FFhPC = 0100h

After Instruction

FSR2 = 0422hPC = (TOS)

Note: All PIC18 instructions may take an optional label argument preceding the instruction mnemonic for use in symbolic addressing. If a label is used, the instruction syntax then becomes: {label} instruction argument(s).

CALLW Subroutine Call Using WREG

Svntax: **CALLW**

Operands: None

Operation: $(PC + 2) \rightarrow TOS$,

 $(W) \rightarrow PCL$, $(PCLATH) \rightarrow PCH$, (PCLATU) → PCU

None Status Affected:

Encoding:

0000 0000 0001 0100

First, the return address (PC + 2) is Description

pushed onto the return stack. Next, the contents of W are written to PCL; the existing value is discarded. Then, the contents of PCLATH and PCLATU are

latched into PCH and PCU, respectively. The second cycle is executed as a NOP instruction while the new next instruction is fetched. Unlike CALL, there is no option to

update W, Status or BSR.

Words: 1 2 Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	PUSH PC to	No
	WREG	stack	operation
No	No	No	No
operation	operation	operation	operation

Example: HERE CALLW

Before Instruction

address (HERE)

PCLATH 10h **PCLATU** 00h 06h

After Instruction

001006h

TOS address (HERE + 2) PCLATH =

PCLATU =

 $\overline{\text{MOVSF}}$ [z_s], f_d Syntax: Operands: $0 \le z_s \le 127$ $0 \le f_d \le 4095$

 $((\text{FSR2}) + z_{\text{s}}) \rightarrow f_{\text{d}}$ Operation:

Status Affected: None

Encodina:

1st word (source) 2nd word (destin.)

1110	1011	0zzz	ZZZZs
1111	ffff	ffff	ffffd

The contents of the source register are Description: moved to destination register 'f_d'. The actual address of the source register is determined by adding the 7-bit literal offset 'zs' in the first word to the value of FSR2. The address of the destination register is specified by the 12-bit literal 'f_d' in the second word. Both addresses

can be anywhere in the 4096-byte data space (000h to FFFh).

The MOVSF instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the

value returned will be 00h.

Words: 2 2 Cycles:

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Determine	Determine	Read
		source addr	source addr	source reg
	Decode	No	No	Write
		operation	operation	register 'f'
		No dummy		(dest)
ı		read		

Example: MOVSF [05h], REG2

Before Instruction

FSR2 80h Contents

of 85h 33h REG2 11h

After Instruction

FSR2 80h Contents 33h of 85h = REG2 33h

MOVSS Move Indexed to Indexed

Syntax: MOVSS $[z_s]$, $[z_d]$ Operands: $0 \le z_s \le 127$ $0 \le z_d \le 127$

Operation: $((FSR2) + z_s) \rightarrow ((FSR2) + z_d)$

Status Affected: None

Encoding: 1st word (source) 2nd word (dest.)

Description

1110	1011	1zzz	ZZZZs
1111	xxxx	XZZZ	zzzzd

The contents of the source register are moved to the destination register. The addresses of the source and destination registers are determined by adding the 7-bit literal offsets ' z_s ' or ' z_d ',

respectively, to the value of FSR2. Both registers can be located anywhere in the 4096-byte data memory space (000h to FFFh).

The MOVSS instruction cannot use the PCL, TOSU, TOSH or TOSL as the

destination register.

If the resultant source address points to an indirect addressing register, the value returned will be 00h. If the resultant destination address points to an indirect addressing register, the instruction will execute as a NOP.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Determine	Determine	Read
	source addr	source addr	source reg
Decode	Determine	Determine	Write
	dest addr	dest addr	to dest reg

Example: MOVSS [05h], [06h]

Before Instruction

FSR2 = 80h
Contents
of 85h = 33h
Contents
of 86h = 11h
After Instruction

FSR2 = 80h Contents of 85h = 33h Contents of 86h = 33h

PUSHL	Store Literal at FSR2.	Decrement FSR2
PUSHL	Store Literal at FSR2.	Decrement FSR2

Syntax: PUSHL k

Operands: $0 \le k \le 255$ Operation: $k \to (FSR2)$,

 $FSR2 - 1 \rightarrow FSR2$

Status Affected: None

Description:

Encoding: 1111 1010 kkkk kkkk

memory address specified by FSR2. FSR2 is decremented by 1 after the operation. This instruction allows users to push values

The 8-bit literal 'k' is written to the data

onto a software stack.

Words: 1
Cycles: 1
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read 'k'	Process	Write to
		data	destination

Example: PUSHL 08h

Before Instruction

 $\begin{array}{lll} \text{FSR2H:FSR2L} & = & \text{01ECh} \\ \text{Memory (01ECh)} & = & \text{00h} \end{array}$

After Instruction

 $\begin{array}{lll} \text{FSR2H:FSR2L} & = & \text{01EBh} \\ \text{Memory (01ECh)} & = & \text{08h} \end{array}$

SUBFSR Subtract Literal from FSR

Syntax: SUBFSR f, k Operands: $0 \le k \le 63$

 $f \in [0, 1, 2]$

Operation: $FSR(f)-k \to FSRf$

Status Affected: None

Encoding: 1110 1001 ffkk kkkk

Description: The 6-bit literal 'k' is subtracted from the contents of the FSR specified by

ʻf'.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: SUBFSR 2, 23h

Before Instruction

FSR2 = 03FFh

After Instruction

FSR2 = 03DCh

SUBULNK Subtract Literal from FSR2 and Return

Syntax: SUBULNK k
Operands: $0 \le k \le 63$

Operation: $FSR2 - k \rightarrow FSR2$

 $(\mathsf{TOS}) \to \mathsf{PC}$

Status Affected: None

Encoding: 1110 1001 11kk kkkk

Description: The 6-bit literal 'k' is subtracted from the contents of the FSR2. A RETURN is then executed by loading the PC with the TOS.

The instruction takes two cycles to

The instruction takes two cycles to execute; a ${\tt NOP}$ is performed during the

second cycle.

This may be thought of as a special case of the \mathtt{SUBFSR} instruction, where f=3 (binary

'11'); it operates only on FSR2.

Words: 1
Cycles: 2
Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination
No	No	No	No
Operation	Operation	Operation	Operation

Example: SUBULNK 23h

Before Instruction

FSR2 = 03FFh PC = 0100h

After Instruction

FSR2 = 03DCh PC = (TOS)

26.2.3 BYTE-ORIENTED AND BIT-ORIENTED INSTRUCTIONS IN INDEXED LITERAL OFFSET MODE

Note: Enabling the PIC18 instruction set extension may cause legacy applications to behave erratically or fail entirely.

In addition to eight new commands in the extended set, enabling the extended instruction set also enables Indexed Literal Offset Addressing mode (Section 5.5.1 "Indexed Addressing with Literal Offset"). This has a significant impact on the way that many commands of the standard PIC18 instruction set are interpreted.

When the extended set is disabled, addresses embedded in opcodes are treated as literal memory locations: either as a location in the Access Bank ('a' = 0), or in a GPR bank designated by the BSR ('a' = 1). When the extended instruction set is enabled and 'a' = 0, however, a file register argument of 5Fh or less is interpreted as an offset from the pointer value in FSR2 and not as a literal address. For practical purposes, this means that all instructions that use the Access RAM bit as an argument – that is, all byte-oriented and bitoriented instructions, or almost half of the core PIC18 instructions – may behave differently when the extended instruction set is enabled.

When the content of FSR2 is 00h, the boundaries of the Access RAM are essentially remapped to their original values. This may be useful in creating backward compatible code. If this technique is used, it may be necessary to save the value of FSR2 and restore it when moving back and forth between C and assembly routines in order to preserve the Stack Pointer. Users must also keep in mind the syntax requirements of the extended instruction set (see Section 26.2.3.1 "Extended Instruction Syntax with Standard PIC18 Commands").

Although the Indexed Literal Offset Addressing mode can be very useful for dynamic stack and pointer manipulation, it can also be very annoying if a simple arithmetic operation is carried out on the wrong register. Users who are accustomed to the PIC18 programming must keep in mind that, when the extended instruction set is enabled, register addresses of 5Fh or less are used for Indexed Literal Offset Addressing.

Representative examples of typical byte-oriented and bit-oriented instructions in the Indexed Literal Offset Addressing mode are provided on the following page to show how execution is affected. The operand conditions shown in the examples are applicable to all instructions of these types.

26.2.3.1 Extended Instruction Syntax with Standard PIC18 Commands

When the extended instruction set is enabled, the file register argument, 'f', in the standard byte-oriented and bit-oriented commands is replaced with the literal offset value, 'k'. As already noted, this occurs only when 'f' is less than or equal to 5Fh. When an offset value is used, it must be indicated by square brackets ("[]"). As with the extended instructions, the use of brackets indicates to the compiler that the value is to be interpreted as an index or an offset. Omitting the brackets, or using a value greater than 5Fh within brackets, will generate an error in the MPASM Assembler.

If the index argument is properly bracketed for Indexed Literal Offset Addressing, the Access RAM argument is never specified; it will automatically be assumed to be 'o'. This is in contrast to standard operation (extended instruction set disabled) when 'a' is set on the basis of the target address. Declaring the Access RAM bit in this mode will also generate an error in the MPASM Assembler.

The destination argument, 'd', functions as before.

In the latest versions of the MPASM assembler, language support for the extended instruction set must be explicitly invoked. This is done with either the command line option, /y, or the PE directive in the source listing.

26.2.4 CONSIDERATIONS WHEN ENABLING THE EXTENDED INSTRUCTION SET

It is important to note that the extensions to the instruction set may not be beneficial to all users. In particular, users who are not writing code that uses a software stack may not benefit from using the extensions to the instruction set.

Additionally, the Indexed Literal Offset Addressing mode may create issues with legacy applications written to the PIC18 assembler. This is because instructions in the legacy code may attempt to address registers in the Access Bank below 5Fh. Since these addresses are interpreted as literal offsets to FSR2 when the instruction set extension is enabled, the application may read or write to the wrong data addresses.

When porting an application to the PIC18F6627/6722/8627/8722, it is very important to consider the type of code. A large, re-entrant application that is written in 'C' and would benefit from efficient compilation will do well when using the instruction set extensions. Legacy applications that heavily use the Access Bank will most likely not benefit from using the extended instruction set.

ADD W to Indexed **ADDWF** (Indexed Literal Offset mode)

Syntax: **ADDWF** [k] {,d}

Operands: $0 \le k \le 95$

 $d\in \left[0,1\right]$

Operation: $(W) + ((FSR2) + k) \rightarrow dest$

Status Affected: N, OV, C, DC, Z

Encoding: 0010 01d0 kkkk kkkk

Description: The contents of W are added to the

contents of the register indicated by FSR2, offset by the value 'k'.

If 'd' is '0', the result is stored in W. If 'd'

is '1', the result is stored back in

register 'f' (default).

Words: 1 Cycles: 1

Q Cycle Activity:

Q1 Q2 Q3 Q4 Read 'k' **Process** Write to Decode Data destination

Example: ADDWF [OFST] , 0

Before Instruction

17h **OFST** 2Ch FSR2 0A00h

Contents of 0A2Ch 20h

After Instruction

37h Contents 20h of 0A2Ch

Bit Set Indexed **BSF** (Indexed Literal Offset mode)

Syntax: BSF [k], b Operands:

 $0 \le f \le 95$ $0 \le b \le 7$

 $1 \rightarrow ((FSR2) + k) < b >$ Operation:

Status Affected: None

Encoding: 1000 bbb0 kkkk kkkk

Description: Bit 'b' of the register indicated by FSR2,

offset by the value 'k', is set.

Words: Cycles: 1

Q Cycle Activity:

Q1 Q2 Q3 Q4 Decode Read **Process** Write to register 'f' Data destination

Example: [FLAG_OFST], 7 BSF

Before Instruction

FLAG_OFST 0Ah 0A00h FSR2 Contents of 0A0Ah 55h

After Instruction

Contents D5h of 0A0Ah

Set Indexed **SETF** (Indexed Literal Offset mode)

 $0 \le k \le 95$

Syntax: SETF [k]

Operands: Operation: $FFh \rightarrow ((FSR2) + k)$

Status Affected: None

Encoding: 0110 1000 kkkk kkkk

The contents of the register indicated by Description:

FSR2, offset by 'k', are set to FFh.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1 Q2 Q3 Q4 Decode Read 'k' **Process** Write Data register

Example: SETF [OFST]

Before Instruction

OFST 2Ch FSR2 0A00h Contents of 0A2Ch 00h

After Instruction Contents

of 0A2Ch FFh

26.2.5 SPECIAL CONSIDERATIONS WITH MICROCHIP MPLAB® IDE TOOLS

The latest versions of Microchip's software tools have been designed to fully support the extended instruction set of the PIC18F6627/6722/8627/8722 family of devices. This includes the MPLAB C18 C compiler, MPASM assembly language and MPLAB Integrated Development Environment (IDE).

When selecting a target device for software development, MPLAB IDE will automatically set default configuration bits for that device. The default setting for the XINST configuration bit is '0', disabling the extended instruction set and Indexed Literal Offset Addressing mode. For proper execution of applications developed to take advantage of the extended instruction set, XINST must be set during programming.

To develop software for the extended instruction set, the user must enable support for the instructions and the Indexed Addressing mode in their language tool(s). Depending on the environment being used, this may be done in several ways:

- A menu option, or dialog box within the environment, that allows the user to configure the language tool and its settings for the project
- A command line option
- · A directive in the source code

These options vary between different compilers, assemblers and development environments. Users are encouraged to review the documentation accompanying their development systems for the appropriate information.

27.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM™ Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM.net™ Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ® Evaluation and Programming Tools
 - PICDEM MSC
 - microID® Developer Kits
 - CAN
 - PowerSmart® Developer Kits
 - Analog

27.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files (assembly or C)
 - mixed assembly and C
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

27.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- · Integration into MPLAB IDE projects
- User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

27.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

27.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

27.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

27.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

27.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

27.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

27.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft® Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

27.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

27.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming™ (ICSP™) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

27.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

27.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

27.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

27.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

27.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM "TCP/IP Lean, Web Servers for Embedded Systems," by Jeremy Bentham

27.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

27.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

27.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

27.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

27.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

27.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

27.23 PICkit[™] 1 Flash Starter Kit

A complete "development system in a box", the PICkit™ Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC® microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB® IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC® Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

27.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

27.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA® development kit
- microID development and rfLabTM development software
- SEEVAL® designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits.

NOTES:

28.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings(†)

Ambient temperature under bias	
Storage temperature	
Voltage on any pin with respect to Vss (except VDD and $\overline{\text{MCLR}})$	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, lik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \Sigma$ IOH} + Σ {(VDD - VOH) x IOH} + Σ (VOL x IOL)

2: Voltage spikes below Vss at the MCLR/VPP/RG5 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/RG5 pin, rather than pulling this pin directly to Vss.

† **NOTICE:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18F6627/6722/8627/8722 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL) **FIGURE 28-1:**






FIGURE 28-2: PIC18F6627/6722/8627/8722 VOLTAGE-FREQUENCY GRAPH (EXTENDED)





28.1 DC Characteristics: Supply Voltage

PIC18F6627/6722/8627/8722 (Industrial, Extended)

PIC18LF6627/6722/8627/8722 (Industrial)

PIC18LF6 (Indus	627/6722/8 trial)	627/8722	Standard Operating Conditi Operating temperature				tions (unless otherwise stated) -40°C ≤ Ta ≤ +85°C for industrial
	PIC18F6627/6722/8627/8722 (Industrial, Extended)			ard Ope	•		tions (unless otherwise stated) -40°C ≤ Ta ≤ +85°C for industrial -40°C ≤ Ta ≤ +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	VDD	Supply Voltage					
D001		PIC18LF6627/6722/8627/8722	2.0	_	5.5	V	
		PIC18F6627/6722/8627/8722	4.2	_	5.5	V	, V
D002	VDR	RAM Data Retention Voltage ⁽¹⁾	1.5	_	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	_	_	0.7	V	See Section 4.3 "Power-on Reset (POR)" for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	_	-	V/ms	See Section 4.3 "Power-on Reset (POR)" for details
	VBOR	Brown-out Reset Voltage					
D005		PIC18LF6627/6722/8627/8722		$\langle \langle \rangle$	\nearrow		
		BORV1:BORV0 = 11	TBD<	2.05	∕ÍBD	V	
		BORV1:BORV0 = 10	TBD,	2.79	Ťвр	V	
		All devices					
		BORV1:BORV0 = 01	TBD	4.33	TBD	V	
		BORV1:BORV0 = 00	TBD	4.59	TBD	٧	

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in Sleep mode, or during a device Reset, without losing RAM data.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended)

PIC18LF6627/6722/8627/8722 (Industrial)

PIC18LF6	6627/6722/8627/8722 strial)		rd Oper	ating Co	ed) strial					
	527/6722/8627/8722 strial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param No.	Device	Тур	Max	Units	Conditions					
	Power-down Current (IPD) ⁽¹⁾									
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C	V22 0.0V				
		TBD	TBD	μΑ	+25°C	VDD = 2.0V, (Sleep mode)				
		TBD	TBD	μΑ	+85°C	/ \sim (Gloop mede)				
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C) \/aa 0.0\/				
		TBD	TBD	μΑ	+25 %	VDD = 3.0V, (Sleep mode)				
		TBD	TBD	μΑ	485°C	(Gloop mode)				
	All devices	TBD	TBD	μΑ	46.6					
		TBD	TBD	μΑ	+25°C	VDD = 5.0V,				
		TBD	TBD	μΑ	((Sleep mode)				
	Extended devices only	TBD	TBD	μА	∕ +125°C					

Legend: TBD = To Be Determined. Shading of rows is to assistin readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF (Indus	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial							
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD)(2)					/			
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C				
		TBD	TBD	μΑ	+25°C	VDD = 2.0V	· · · · · · · · · · · · · · · · · · ·		
		TBD	TBD	μΑ	+85°C	\wedge	<i>/~</i>		
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C		}		
		TBD	TBD	μΑ	+25°C	(NED = 3:0V)	Fosc = 31 kHz (RC_RUN mode,		
		TBD	TBD	μΑ	+85°C		Internal oscillator source)		
	All devices	TBD	TBD	μΑ	-40°C	Ť			
		TBD	TBD	μΑ	+25°C	>VDD = 5.0V			
		TBD	TBD	μΑ	+85°C				
	Extended devices only	TBD	TBD	μA	+125°C				
	PIC18LF6627/6722/8627/8722	TBD	TBD	μ Α ⁄.	∕_40°C				
		TBD	TBD	An)	+25°C	VDD = 2.0V			
		TBD	TBD	μA	√+85°C				
	PIC18LF6627/6722/8627/8722	TBD	TBD	MA	✓ -40°C	.,	Fosc = 1 MHz		
		TBD	TBD	mA	+25°C	VDD = 3.0V	(RC_RUN mode,		
	All 1	TBD	TBD `	ρηΑ	+85°C		Internal oscillator source)		
	All devices	TBID /	TBD	mA	-40°C				
		TBD <	7∕BD	mA	+25°C	VDD = 5.0V			
	Futandad davis sa	TBD\	V	mA	+85°C				
Ļ	Extended devices only	ТВФ	TBD	μA	+125°C				

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

Q8C1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

ROA and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial								
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended								
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD)(2)									
	PIC18LF6627/6722/8627/8722	TBD	TBD	mA	-40°C	/				
		TBD	TBD	mA	+25°C	VDD = 2.0V	· ~ ·			
		TBD	TBD	mA	+85°C	\wedge	/~			
	PIC18LF6627/6722/8627/8722	TBD	TBD	mA	-40°C		}			
		TBD	TBD	mA	+25°C	VBD ≥3.0V	FOSC = 4 MHz (RC_RUN mode,			
		TBD	TBD	mA	+85°C		Internal oscillator source)			
	All devices	TBD	TBD	mA	-40°C <	Ť				
		TBD	TBD	mA	+2 5° C	VDD = 5.0V				
		TBD	TBD	mA	(+85°C	♥ VBB = 0.0 V				
	Extended devices only	TBD	TBD	μΑ	√ 125°C //					
	PIC18LF6627/6722/8627/8722	TBD	TBD	μA	√>-40°C					
		TBD	TBD	(A)	+25°C	VDD = 2.0V				
		TBD	TBD	_HA_	√+85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD \	NA	-40°C		Fosc = 31 kHz			
		TBD	TBD	μA	+25°C	VDD = 3.0V	(RC IDLE mode,			
		TBD	TBD	γìΑ	+85°C		Internal oscillator source)			
	All devices	7 BD/	TBD	μA	-40°C					
		JBD <	7BĎ	μA	+25°C	VDD = 5.0V				
		′твр\	√TBD	μA	+85°C					
	Extended devices only	твр	TBD	μΑ	+125°C					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial								
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units		Conditi	ons			
	Supply Current (IDD) ⁽²⁾					/	\wedge			
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C					
		TBD	TBD	μΑ	+25°C	VDD = 2.0V	·			
		TBD	TBD	μΑ	+85°C	\wedge	/~			
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C		√			
		TBD	TBD	μΑ	+25°C	VDD ≥3.0V	FOSC = 1 MHz (RC_IDLE mode,			
		TBD	TBD	μΑ	+85°C		Internal oscillator source)			
	All devices	TBD	TBD	μΑ	-40°C <					
		TBD	TBD	μΑ	+25°C	VDD = 5.0V				
		TBD	TBD	μΑ	+85°C	V 122 0.01				
	Extended devices only	TBD	TBD	μΑ	125°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	μ A	∕∕-40°C					
		TBD	TBD	(A)	+25°C	VDD = 2.0V				
		TBD	TBD	_HM_	√+85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD \	NA	√ -40°C		Fosc = 4 MHz			
		TBD	TBD	μA	+25°C	VDD = 3.0V	(RC_IDLE mode,			
		TBD	TBD	γìΑ	+85°C		Internal oscillator source)			
	All devices	7BD/	TBD	mA	-40°C					
		TBD <	7B0	mA	+25°C	VDD = 5.0V				
	(TBD	√TBD	mA	+85°C					
	Extended devices only	твр	TBD	μA	+125°C					

Legend: TBD = To Be Determined Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

MCLR = VDD; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF (Indu	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial								
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units		Conditi	ions			
	Supply Current (IDD)(2)									
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C					
		TBD	TBD	μΑ	+25°C	VDD = 2.0V	\searrow			
		TBD	TBD	μΑ	+85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C		5			
		TBD	TBD	μΑ	+25°C	(VDB £ £ 899V)	FOSC = 1 MHZ (PRI_RUN, EC oscillator)			
		TBD	TBD	μΑ	+85°C					
	All devices	TBD	TBD	mA	-40°C//					
		TBD	TBD	mA	+25°C	VDD = 5.0V				
		TBD	TBD	mA	485°C \	V.22 0.01				
	Extended devices only	TBD	TBD	μA	+125°C)					
	PIC18LF6627/6722/8627/8722	TBD	TBD	mA_/	-40°C					
		TBD	TBD	mA\	√/ +25°C	VDD = 2.0V				
		TBD	TBD	Arri	⊁85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	AmA_	> -40°C		Fosc = 4 MHz			
		TBD	TBD	MA	+25°C	VDD = 3.0V	(PRI_RUN ,			
		TBD	TBD	mA	+85°C	VDD = 5.0V	EC oscillator)			
	All devices	TBD	TBD	mA	-40°C					
		ABD.	TBD	mA	+25°C					
		ĴΤΒĎ <u></u>	7/BD	mA	+85°C					
	Extended devices only	твр	TBD	μA	+125°C					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

O\$C1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

4: BQR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial							
	627/6722/8627/8722 strial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD) ⁽²⁾								
	Extended devices only	TBD	TBD	mA	+125°C	VDD = 4.2V <	Fosc = 25 MHz		
		TBD	TBD	mA	+125°C	VDD = 5.0V	(PRI_RUN, EC oscillator)		
	All devices	TBD	TBD	mA	-40°C	$\langle \cdot \rangle$	7		
		TBD	TBD	mA	+25°C	KDD=X2V)		
		TBD	TBD	mA	+85°C		FOSC = 40 MHz		
	All devices	TBD	TBD	mA	-40°C		(PRI_RUN , EC oscillator)		
		TBD	TBD	mA	+25°C	VDD = 5.0V	,		
		TBD	TBD	mA	+85°C	\supset			

Legend:

TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BQR/etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 **DC Characteristics: Power-Down and Supply Current**

> PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF6	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial								
PIC18F66 (Indus		rd Oper ng temp	•	-40°C ≤ TA	s otherwise state $\Delta \le +85^{\circ}\text{C}$ for indus $\Delta \le +125^{\circ}\text{C}$ for extending	strial			
Param No.	Device	Тур	Max	Units		Conditi	ons		
	Supply Current (IDD)(2)								
	All devices	TBD	TBD	mA	-40°C				
		TBD	TBD	mA	+25°C	V _{DD} = 4.2V	Fosc = 4 MHz. 16 MHz internal		
		TBD	TBD	mA	+85°C	VDD = 4.2V	(PRI_RUN HS+PLL)		
	Extended devices only	TBD	TBD	mA	+125°C	(**************************************			
	All devices	TBD	TBD	mA	-40°C	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			
		TBD	TBD	mA	+25°C	(VQD-25,OV)	FOSC = 4 MHz, 16 MHz internal		
		TBD	TBD	mA	+85°C	10023.00	(PRI_RUN HS+PLL)		
	Extended devices only	TBD	TBD	mA	+125°C/)	, – ,		
	All devices	TBD	TBD	mA	-40°C		Fosc = 10 MHz,		
		TBD	TBD	mA	+25°C	VDD = 4.2V	40 MHz internal		
		TBD	TBD	mA	(+85°C)	-	(PRI_RUN HS+PLL)		
	All devices	TBD	TBD	mA	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		Fosc = 10 MHz,		
		TBD	TBD	mA (+25°C	VDD = 5.0V	40 MHz internal		
		TBD	TBD	mA	+85°C		(PRI_RUN HS+PLL)		

TBD = To Be Determined. Shading of rows is to assist in readability of the table.

The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with Note 1: the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and procuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all loo measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS; MCLR = VDD; WDT enabled/disabled as specified.

Low-power Timer1 oscillator selected.

BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial								
	627/6722/8627/8722 strial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended							
Param No.	Device	Тур	Max	Units	Conditions					
	Supply Current (IDD) ⁽²⁾						\bigcirc			
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C					
		TBD	TBD	μΑ	+25°C	VDD = 2.0V				
		TBD	TBD	μΑ	+85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-40°C	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	5			
		TBD	TBD	μΑ	+25°C	NDD=30X	Fosc = 1 MHz (PRI_IDLE mode,			
		TBD	TBD	μΑ	+85°C		EC oscillator)			
	All devices	TBD	TBD	μΑ	-40°C	$)$ \searrow .				
		TBD	TBD	μΑ	+25°C	VDD = 5.0V				
		TBD	TBD	μΑ	+85°C					
	Extended devices only	TBD	TBD	μΑ	+(25°C)	•				
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	40°C					
		TBD	TBD	μA	+25°C	VDD = 2.0V				
		TBD	TBD	€ÎA	+85°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	JHA.	√-40°C		Fosc = 4 MHz			
		TBD	TBD	pA	+25°C	VDD = 3.0V	(PRI_IDLE mode,			
		TBD	TBD	μA	+85°C		EC oscillator)			
	All devices	TBØ	TBD	mΑ	-40°C					
		<u>180</u>	TBD	mA	+25°C	VDD = 5.0V				
		TBD	1BD	mA	+85°C					
	Extended devices only	твр`	√TBD	μΑ	+125°C					

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

 $\sqrt{0$ \$CY = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

 $\overline{\mathbb{WCLR}}$ = VDD; WDT enabled/disabled as specified.

3/ Low-power Timer1 oscillator selected.

BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial						
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise states operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for indust $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extension of the state of the stat				strial		
Param No.	Device Typ Max Units Conditions /					ons		
	Supply Current (IDD) ⁽²⁾							
	Extended devices only	TBD	TBD	mA	+125°C	VDD = 4.2V /	Fosc = 25 MHz	
		TBD	TBD	mA	+125°C	VDD = 5.0V	(PRI_IDLE mode, EC oscillator)	
	All devices	TBD	TBD	mA	-40°C		7	
		TBD	TBD	mA	+25°C	VØD = 4.2 V		
		TBD	TBD	mA	+85°C		Fosc = 40 MHz (PRI_IDLE mode,	
	All devices	TBD	TBD	mA	-40°C	1/2/	EC oscillator)	
		TBD	TBD	mA	+25°C	VDD = 5.0V	,	
		TBD	TBD	mA	+85°C			

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOF, etc.)

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-fail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial								
	627/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended								
Param No.	Device	Тур	Max	Units		Conditions				
	Supply Current (IDD) ⁽²⁾									
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-10°C					
		TBD	TBD	μΑ	+25°C	VDD = 2.0V				
		TBD	TBD	μΑ	+70°C		Fosc = 32 kHz ⁽⁴⁾			
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	-10°C					
		TBD	TBD	μΑ	+25°C	VDØ = 3.0V	(SEC_RUN mode, Timer1 as clock)			
		TBD	TBD	μΑ	+70°C					
	All devices	TBD	TBD	μΑ	-10°C ✓					
		TBD	TBD	μΑ	+25°C	VDD = 5.0V				
		TBD	TBD	μΑ	+√(0°C)	Ť				
	PIC18LF6627/6722/8627/8722	TBD	TBD	μΑ	>-40°€					
		TBD	TBD	μΑ	∕_/¥25°C	VDD = 2.0V				
		TBD	TBD	μA	+70°C					
	PIC18LF6627/6722/8627/8722	TBD	TBD	μA	√-10°C		$FOSC = 32 \text{ kHz}^{(4)}$			
		TBD	TBD	Au	→ +25°C	VDD = 3.0V	(SEC_IDLE mode,			
		TBD	TBD	VAμ	+70°C		Timer1 as clock)			
	All devices	TBD	TBD	μA	-10°C					
		7BO/	₹BD	μΑ	+25°C	VDD = 5.0V				
		JBD (TBO	μΑ	+70°C					

Legend: TBD = To Be Determined Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all 100 pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

\ \QS\C1\= external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDD; WDT enabled/disabled as specified.

3: Low-power Timer1 oscillator selected.

4: BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 DC Characteristics: Power-Down and Supply Current

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

PIC18LF(6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial									
	527/6722/8627/8722 strial, Extended)	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for extended									
Param No.	Device	Тур	Max	Units	Conditions						
	Module Differential Currents (Δ I WDT, Δ	ΔÍWDT, ΔÍBOR, ΔÍLVD, ΔÍOSCB, ΔÍAD)								
D022	Watchdog Timer	TBD	TBD	μА	-40°C						
$(\Delta IWDT)$		TBD	TBD	μA	+25°C	VDD = 2.0V					
		TBD	TBD	μA	+85°C		<u> </u>				
		TBD	TBD	μA	-40°C	\wedge					
		TBD	TBD	μA	+25°C	VDQ ¥,3:QV\					
		TBD	TBD	μA	+85°C						
		TBD	TBD	μA	-40°C						
		TBD	TBD	μΑ	+25°C/	VDD = 5.0V					
		TBD	TBD	μΑ	+85°C	VDD = 5.0V					
		TBD	TBD	μΑ	+125°C	\supset					
D022A	Brown-out Reset ⁽⁴⁾	TBD	TBD	μΑ	-40 C to +85°C	VDD = 3.0V					
$(\Delta IBOR)$		TBD	TBD	μΑ	-40°C to +85°C						
		TBD	TBD	μA	-40°C to +125°C	VDD = 5.0V					
		TBD	TBD	(ûA)	-40°C to +85°C	VDD = 3.0V	Sleep mode, BOREN1:BOREN0 = 10				
		TBD	TBD_	_µA_	-40°C to +125°C		BOREN1:BOREN0 = 10				
D022B	High/Low-Voltage Detect ⁽⁴⁾	TBD	TBD	TIA-	√40°C to +85°C	VDD = 2.0V					
(∆ILVD)		TBD	TBQ) ptA)	-40°C to +85°C	VDD = 3.0V					
		TBD	TBD	μA	-40°C to +85°C	VDD = 5.0V					
		TBD	TBD	μA	-40°C to +125°C	VBB = 0.0 V					
D025	Timer1 Oscillator	<4BØ\	TBD	μA	-40°C		(0)				
(∆loscb)		TBD)	7BD	μA	+25°C	VDD = 2.0V	32 kHz on Timer1 ⁽³⁾				
		TBD	TBD	μΑ	+85°C						
		_7BD	TBD	μΑ	-40°C		(0)				
		TBD	TBD	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1 ⁽³⁾				
		TBD	TBD	μΑ	+85°C						
		TBD	TBD	μΑ	-40°C		(8)				
		TBD	TBD	μΑ	+25°C	VDD = 5.0V	32 kHz on Timer1 ⁽³⁾				
		TBD	TBD	μΑ	+85°C						

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD or Vss and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, etc.).

2: The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS; MCLR = VDD; WDT enabled/disabled as specified.

- 3: Low-power Timer1 oscillator selected.
- **4:** BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.2 **DC Characteristics: Power-Down and Supply Current**

PIC18F6627/6722/8627/8722 (Industrial, Extended) PIC18LF6627/6722/8627/8722 (Industrial) (Continued

PIC18LF6 (Indus	6627/6722/8627/8722 strial)	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial							
	527/6722/8627/8722 strial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for extended						
Param No.	Тур	Max	Units	Conditions					
D026	A/D Converter	TBD	TBD	μΑ	-40°C to +85°C	VDD = 2.0V \			
(ΔIAD)		TBD	TBD	μΑ	-40°C to +85°C	YOD=3.0X	A/D on, not converting,		
		TBD	TBD	μΑ	-40°C to +85°C	VDD = 5.0V	Sleep mode		
		TBD	TBD	μΑ	-40°C to +125°C)			
D027	Comparator	TBD	TBD	μΑ	-40°C <				
(∆ICOMP)		TBD	TBD	μΑ	+25°€	VDD = 2.0V			
		TBD	TBD	μΑ	+85°C	<u> </u>			
		TBD	TBD	μΑ	>-40°C/				
		TBD	TBD	μΑ	// x25°C	VDD = 3.0V			
		TBD	TBD	μA	√485°C				
		TBD	TBD	μÀ	<u></u> -≱0°C				
			TBD	μA	+25°C	$V_{DD} = 5.0V$			
			TBO	μA	+85°C	V DD = 5.0 V			
		TBD	TBD	μA	+125°C				

TBD = To Be Determined. Shading of rows is to assist in readability of the table. Legend:

Note 1: The power-down current in Sleep mode goes not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/Ò pìn≼ in high-impedance state and tied to VDD or VSS and all features that add delta current disabled (such as WDT, Time N Oscillator, BOR, etc.).

The supply current is mainly a function of operating voltage, frequency and mode. Other factors, such as I/O pin loading and switching rate, oscillator type and circuit, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all too measurements in active operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD OR VSS;

MCLR = VDb; WDT enabled/disabled as specified.

Low-power Timers oscillator selected.

BOR and ALVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

28.3 DC Characteristics: PIC18F6627/6722/8627/8722 (Industrial) PIC18LF6627/6722/8627/8722 (Industrial)

DC CHA	RACTE	RISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for industrial				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions	
	VIL	Input Low Voltage					
		I/O ports:			7	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
D030		with TTL buffer	Vss	0.15 VDD	\sqrt{N}	√DD < 4.5V	
D030A			_	0.8	/X/	4.5V ≤ VDD ≤ 5.5V	
D031		with Schmitt Trigger buffer	Vss	0.2 KDB	1 M>		
D032		MCLR	Vss	0.2 YDD	V		
D033		OSC1	Vss [〈]	0.3 VDD	V	HS, HSPLL modes	
D033A		OSC1	Vss 🦳	0.2 VDD	V	RC, EC modes ⁽¹⁾	
D033B		OSC1	Vss(() 0.3	V	XT, LP modes	
D034		T13CKI	V\$s \	0.3	V		
	VIH	Input High Voltage					
		I/O ports:					
D040		with TTL buffer	0.8V	VDD	V	VDD < 4.5V	
D040A			2.0	VDD	V	$4.5V \le VDD \le 5.5V$	
D041		with Schmitt Trigger buffer	√0.8 VDD	VDD	V		
D042		MCLR //	0.8 VDD	VDD	V		
D043		OSC1	0.7 Vdd	VDD	V	HS, HSPLL modes	
D043A		OSC1	0.8 VDD	VDD	V	EC mode	
D043B		OSC1 (()	0.9 VDD	VDD	V	RC mode ⁽¹⁾	
D043C D044		OSC1 T13CKI	1.6 1.6	Vdd Vdd	V	XT, LP modes	
D044	lıL	Input Leakage Current ^(2,3)	1.0	V DD	, v		
D060		I/O ports	_	±1	μA	VSS ≤ VPIN ≤ VDD,	
					F	Pin at high-impedance	
D061	_	MCLR \	_	±5	μΑ	$Vss \le VPIN \le VDD$	
D063		OSC1)	_	±5	μΑ	$Vss \le VPIN \le VDD$	
	JPW	Weak Pull-up Current					
D070	IPURB	PORTB weak pull-up current	50	400	μΑ	VDD = 5V, VPIN = VSS	

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PHC micro® device be driven with an external clock while in RC mode.

The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

^{3:} Negative current is defined as current sourced by the pin.

28.3 DC Characteristics: PIC18F6627/6722/8627/8722 (Industrial)

PIC18LF6627/6722/8627/8722 (Industrial) (Continued)

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial				
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage			<	\wedge		
D080		I/O ports	_	0.6	X-	IOL = 8.5 mA, VDD = 4.5V,		
Doog		0000/01/0		00 /		40°C to +85°C		
D083		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	_	0.6	1/1	OL = 1.6 mA, VDD = 4.5V, 40°C to +85°C		
	Vон	Output High Voltage ⁽³⁾		- (1)				
D090		I/O ports	VDD - 0.7		> v	IOH = -3.0 mA, VDD = 4.5 V, -40 °C to $+85$ °C		
D092		OSC2/CLKO (RC, RCIO, EC, ECIO modes)	VDD - 0.7		V	IOH = -1.3 mA, $VDD = 4.5V$, $-40^{\circ}C$ to $+85^{\circ}C$		
		Capacitive Loading Specs on Output Pins						
D100	Cosc ₂	OSC2 pin		15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)	<u></u>	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	_	400	рF	I ² C™ Specification		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro® device be driven-with an external clock while in RC mode.

2: The leakage current on the MOLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

TABLE 28-1: MEMORY PROGRAMMING REQUIREMENTS

DC CHA	ARACTE	ERISTICS	Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	-40°C to +85°C	
D121	VDRW	VDD for Read/Write	VMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating Voltage	
D122	TDEW	Erase/Write Cycle Time	_	4	_	ms		
D123	TRETD	Characteristic Retention	40	_	_ <	Year	Provided no other specifications are violated	
D124	TREF	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M			-40°C to +85°C	
D125	IDDP	Supply Current during Programming	_	10		mA		
		Program Flash Memory		\wedge				
D130	EP	Cell Endurance	10K <	(190K)	_	E/W	-40°C to +85°C	
D131	VPR	VDD for Read	VMIN	\rightarrow	5.5	V	VMIN = Minimum operating voltage	
D132B	VPEW	VDD for Self-timed Write	VMIN		5.5	V	VMIN = Minimum operating voltage	
D133A	Tıw	Self-timed Write Cycle Time	\rightarrow	2	_	ms		
D134	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated	
D135	IDDP	Supply Current during Programming	_	10	_	mA		

[†] Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



TABLE 28-2: COMPARATOR SPECIFICATIONS

Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C, unless otherwise stated.								
Param No.	Sym	Characteristics	Min	Тур	Max	Units	Comments	
D300	VIOFF	Input Offset Voltage	_	± 5.0	± 10	mV		
D301	VICM	Input Common Mode Voltage	0	_	VDD - 1.5	\K\		
D302	CMRR	Common Mode Rejection Ratio	55	_		∕dB \		
300	TRESP	Response Time ⁽¹⁾	_	150	400	ns	PIC18 F XXXX	
300A			_	150	600	SS	PIC18 LF XXXX, VDD = 2.0V	
301	Тмс2оv	Comparator Mode Change to Output Valid	_		118) με		

Note 1: Response time measured with one comparator input at (VDD 1.5)/2, while the other input transitions from Vss to VDD.

TABLE 28-3: VOLTAGE REFERENCE SPECIFICATIONS

Operating	Operating Conditions: 3.0V < VDD < 5.5V, -40°C < TA < +85°C (unless otherwise stated).							
Param No.	Sym	Characteristics	Min	> Тур	Max	Units	Comments	
D310	VRES	Resolution	VDD/24		VDD/32	LSb		
D311	VRAA	Absolute Accuracy	<u> </u>	_	1/2	LSb		
D312	VRur	Unit Resistor Value (R)		2k	_	Ω		
310	TSET	Settling Time ⁽¹⁾	_		10	μs		

Note 1: Settling time measured while CVRR = 1 and CVR3:CVR0 transitions from '0000' to '1111'.

FIGURE 28-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 28-4: HIGH/LOW-VOLTAGE DETECT CHARACTERISTICS

Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for industrial									
Param No.	Symbol	Character	Characteristic			Max	Units	Conditions	
D420		HLVD Voltage on VDD	HLVDL = 0000	TBD	2.17	TBD	٧		
		Transition High to Low	HLVDL ⇒0001	TBD	2.23	TBD	V		
			HLVDL = 0010	TBD	2.36	TBD	V		
		((HLVDL = 0011	TBD	2.44	TBD	V		
			HLVDL = 0100	TBD	2.60	TBD	V		
		HLVDL = 0101	TBD	2.79	TBD	V			
			HLVDL = 0110	TBD	2.89	TBD	V		
			HLVDL = 0111	TBD	3.12	TBD	V		
	~		HLVDL = 1000	TBD	3.39	TBD	V		
			HLVDL = 1001	TBD	3.55	TBD	V		
			HLVDL = 1010	TBD	3.71	TBD	V		
)	HLVDL = 1011	TBD	3.90	TBD	V		
			HLVDL = 1100	TBD	4.11	TBD	V		
	7/~7		HLVDL = 1101	TBD	4.33	TBD	V		
	$\langle \rangle$		HLVDL = 1110	TBD	4.59	TBD	V		

Legend: TBD = To Be Determined.

28.4 AC (Timing) Characteristics

28.4.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	8	3. Tcc:st	(I ² C™ specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
СС	CCP1	osc	OSC1
ck	CLKO	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	tO	T0CKI
io	I/O port	t1	T13CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C:	specifications only)		
CC	_		
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	Stop condition
STA	Start condition		

28.4.2 TIMING CONDITIONS

The temperature and voltages specified in Table 28-5 apply to all timing specifications unless otherwise noted. Figure 28-5 specifies the load conditions for the timing specifications.

Because of space limitations, the generic terms "PIC18FXXXX" and "PIC18LFXXXX" are used throughout this section to refer to the PIC18F6627/6722/8627/8722 and PIC18LF6627/6722/8627/8722 families of devices specifically and only those devices.


TABLE 28-5: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

Standard Operating Conditions (unless otherwise stated)
Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for industrial
Operating voltage VDD range as described in DC spec Section 28.1 and Section 28.3.

Note:

LF parts operate for industrial temperatures only.

FIGURE 28-5: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



28.4.3 TIMING DIAGRAMS AND SPECIFICATIONS

FIGURE 28-6: EXTERNAL CLOCK TIMING (ALL MODES EXCEPT PLL)




TABLE 28-6: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	1	MHZ/	XT, RC Oscillator mode
			DC	25	MHz	HS Oscillator mode
			DC	31/.25	_kHz	LP Oscillator mode
			DC	48	MHz	EC Oscillator mode
		Oscillator Frequency ⁽¹⁾	DC ((A)	MHz	RC Oscillator mode
			0.1	(\mathbf{A})	MHz	XT Oscillator mode
			4/>	25	MHz	HS Oscillator mode
			\A\\\	10	MHz	HS + PLL Oscillator mode
			5	200	kHz	LP Oscillator mode
1	Tosc	External CLKI Period ⁽¹⁾	1000		ns	XT, RC Oscillator mode
			40	_	ns	HS Oscillator mode
		\bigcirc	∨ 32	_	μs	LP Oscillator mode
			25	_	ns	EC Oscillator mode
		Oscillator Periød(1)	250	_	ns	RC Oscillator mode
			250	1	μs	XT Oscillator mode
			40	250	ns	HS Oscillator mode
			100	250	ns	HS + PLL Oscillator mode
			5	_	μs	LP Oscillator mode
2	Tcy /	Instruction Cycle Time ⁽¹⁾	100	_	ns	Tcy = 4/Fosc, Industrial
			160	_	ns	Tcy = 4/Fosc, Extended
3	TOSL,	External Clock in (OSC1)	30	_	ns	XT Oscillator mode
	TosH	High or Low Time	2.5	_	μs	LP Oscillator mode
			10	_	ns	HS Oscillator mode
4/	τος R,	External Clock in (OSC1)	_	20	ns	XT Oscillator mode
	JõsF	Rise or Fall Time	_	50	ns	LP Oscillator mode
			_	7.5	ns	HS Oscillator mode

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

TABLE 28-7: PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2V TO 5.5V)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
F10	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
F11	Fsys	On-Chip VCO System Frequency	16	_	40	MHz	HS mode only
F12	t _{rc}	PLL Start-up Time (Lock Time)	_	_	2	ms(
F13	Δ CLK	CLKO Stability (Jitter)	-2	_	+2 ^	\%\	

† Data in "Typ" column is at 5V, 25°C, unless otherwise stated. These parameters are for design guidance only and are not tested.

TABLE 28-8: AC CHARACTERISTICS:INTERNAL RC ACCURACY PIC18F6627/6722/8627/8722 (INDUSTRIAL, EXTENDED) PIC18LF6627/6722/8627/8722 (INDUSTRIAL)

							· · · · · · · · · · · · · · · · · · ·			
	F6627/6722/8627/8722 ustrial)		Standard Operating Conditions (unless otherwise stated) Operating temperature -40°C × TA ≤ +85°C for industrial							
	6627/6722/8627/8722 ustrial, Extended)		Standard Operating Conditions (unless otherwise stated) Operating temperature							
Param No.	Device	Min	Тур	Max	Units		Conditions			
	INTOSC Accuracy @ Freq = 8	MHz, 4 MH	lz, 2∢MHz	; 1 MHz,	500 kHz	, 250 kHz, 125 kHz	.(1)			
	PIC18LF6627/6722/8627/8722	TBD	(+/ <u>-</u> 1)	TBD	%	+25°C	VDD = 2.7-3.3 V			
		TBD	7/	YBD.	%	-10°C to +85°C	VDD = 2.7-3.3 V			
		TBD \	+/-1	TBD	%	-40°C to +85°C	VDD = 2.7-3.3 V			
	PIC18F6627/6722/8627/8722	(TED/	/ \ /-1	TBD	%	+25°C	VDD = 4.5-5.5 V			
		TBQ	/-	TBD	%	-10°C to +85°C	VDD = 4.5-5.5 V			
		TB/D~	+/-1	TBD	%	-40°C to +85°C	VDD = 4.5-5.5 V			
	INTRC Accuracy @ Freq = 31	kHz ⁽²⁾ /								
	PIC18LF6627/6722/8627/8782	TBD	TBD	TBD	%	-40°C to +85°C	VDD = 2.7-3.3 V			
	PIC18F6627/6722/8627/8722	TBD	+/-8	TBD	%	-40°C to +85°C	VDD = 4.5-5.5 V			

Legend: TBD = To Be Determined. Shading of rows is to assist in readability of the table.

Note 1: Frequency calibrated at 25°C. OSCTUNE register can be used to compensate for temperature drift.

2: INTRC trequency after calibration.

FIGURE 28-7: CLKO AND I/O TIMING




TABLE 28-9: CLKO AND I/O TIMING REQUIREMENTS

IADLE	20-9. C	LKO AND I/O HIMING	ne Goine jule 14)				
Param No.	Symbol	Characteris	stic	Min	Тур	Max	Units	Conditions
10	TosH2ckL	OSC1 ↑ to CLKO ↓		_	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 ↑ to CLKO ↑		_	75	200	ns	(Note 1)
12	TckR	CLKO Rise Time		_	35	100	ns	(Note 1)
13	TCKF	CLKO Fall Time	\rightarrow	_	35	100	ns	(Note 1)
14	TckL2ioV	CLKO ↓ to Port Opt Valid		_	_	0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKČ	<u> </u>	0.25 Tcy + 25	_	_	ns	(Note 1)
16	TckH2ioI	Port In Hold after CLKO 1		0	_	_	ns	(Note 1)
17	TosH2ioV	OSC1 (Q1 eycle) to Por	t Out Valid	_	50	150	ns	
18	TosH2iol	OSC1↑ (Q2 cycle) to	PIC18FXXXX	100	_	_	ns	
18A	\land	Rort Input Invalid (I/O in hold time)	PIC18 LF XXXX	200	_	_	ns	VDD = 2.0V
19	TioV2osH	Port Input Valid to OSC1	(I/O in setup time)	0	_	_	ns	
20	TIOR	Port Output Rise Time	PIC18FXXXX	_	10	25	ns	
20A <			PIC18 LF XXXX	_	_	60	ns	VDD = 2.0V
21 _	TYOF	Port Output Fall Time	PIC18FXXXX	_	10	25	ns	
214			PIC18 LF XXXX	_	_	60	ns	VDD = 2.0V
22†\	TINP	INT pin High or Low Time		Tcy	_	_	ns	
23† 🗸	TRBP	RB7:RB4 Change INT Hi	gh or Low Time	Tcy	_	_	ns	

[†] These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.

FIGURE 28-8: PROGRAM MEMORY READ TIMING DIAGRAM




TABLE 28-10: CLKO AND I/O TIMING REQUIREMENTS

Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy - 10	_	_	ns
151	TalL2adl	ALE ↓ to Address Out Invalid (address hold time)	5	_	_	ns
155	TalL2oeL	ALE I to OE I	10	0.125 TcY	_	ns
160	TadZ2oeL	AD high-≵ to OE ↓ (bus release to OE)	0	_	_	ns
161	ToeH2adD	ŌĘ (≀to AD Driven	0.125 Tcy - 5	_	_	ns
162	TadV20eH	LS Data Valid before OE ↑ (data setup time)	20	_	_	ns
163	TøeH2adl	ŎE ↑ to Data In Invalid (data hold time)	0	_	_	ns
164	TalH2all	ALE Pulse Width	_	Tcy	_	ns
165	ToeL20eH	OE Pulse Width	0.5 Tcy - 5	0.5 Tcy	_	ns
166	TatH2alH	ALE ↑ to ALE ↑ (cycle time)	_	0.25 Tcy	_	ns
167 🚫	Tacc	Address Valid to Data Valid	0.75 Tcy - 25	_	_	ns
168	Toe	OE ↓ to Data Valid		_	0.5 Tcy - 25	ns
169	TalL2oeH	ALE ↓ to OE ↑	0.625 Tcy - 10	_	0.625 Tcy + 10	ns
171	TalH2csL	Chip Enable Active to ALE \downarrow	0.25 Tcy - 20	_	_	ns
171A	TubL2oeH	AD Valid to Chip Enable Active	_	_	10	ns

FIGURE 28-9: PROGRAM MEMORY WRITE TIMING DIAGRAM




TABLE 28-11: PROGRAM MEMORY WRITE TIMING REQUIREMENTS

Param. No	Symbol	Characteristics	Min	Тур	Max	Units
150	TadV2alL	Address Out Valid to ALE ↓ (address setup time)	0.25 Tcy - 10	_		ns
151	TalL2adl	ALE ↓ to Address Out Invalid (address hold time)	5	_	_	ns
153	TwrH2adl	WRn to Data Out Invalid (data hold time)	5	_		ns
154	TwrL 🔷	WAn Pulse Width	0.5 Tcy - 5	0.5 Tcy	_	ns
156	TadV2wrH	Data Valid before WRn ↑ (data setup time)	0.5 Tcy - 10	_	_	ns
157	TbsV2wrL	Byte Select Valid before WRn ↓ (byte select setup time)	0.25 TcY	_	_	ns
157A	TwrH2bsI	WRn ↑ to Byte Select Invalid (byte select hold time)	0.125 Tcy - 5	_	_	ns
166	TalH2alH	ALE ↑ to ALE ↑ (cycle time)	_	0.25 TcY	_	ns
171	TaiH2csL	Chip Enable Active to ALE \downarrow	0.25 Tcy - 20	_	_	ns
171A\	TubL2oeH	AD Valid to Chip Enable Active		_	10	ns

FIGURE 28-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 28-11: BROWN-OUT RESET TIMING




TABLE 28-12: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
30	Tmc	MCLR Pulse Width (low)	2	_	_	μs	
31	TWOT	Watchdog Timer Time-out Period (no postscaler)	3.4	4.0	4.6	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	55.6	64	75	ms	
34	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset		2	_	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	_	μs	V _{DD} ≤ B _{VDD} (see D005)
36	TIVRST	Time for Internal Reference Voltage to become Stable		20	50	μs	
37	TLVD	High/Low-Voltage Detect Pulse Width	200	_	_	μs	$VDD \le VLVD$
38	TCSD	CPU Start-up Time	_	10	_	μs	
39	TIOBST	Time for INTOSC to Stabilize	_	1	_	μs	

FIGURE 28-12: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 28-13: TIMERO AND TIMER1 EXTERNAL OLOCK REQUIREMENTS

Param No.	Symbol		Characterist	ic	Min	Max	Units	Conditions
40	Тт0Н	T0CKI High	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
			\langle	With prescaler	10	_	ns	
41	TT0L	T0CKI Low	Pulse Width	No prescaler	0.5 Tcy + 20	_	ns	
				With prescaler	10	_	ns	
42	Тт0Р	T0CKI Perio	od 💛 🔿	No prescaler	Tcy + 10	_	ns	
				With prescaler	Greater of: 20 ns or (TCY + 40)/N	_	ns	N = prescale value (1, 2, 4,, 256)
45	T⊤1H	T136KI	Synchronous, no	prescaler	0.5 Tcy + 20	_	ns	
		High Time	Synchronous,	PIC18FXXXX	10	_	ns	1
			with prescaler	PIC18 LF XXXX	25	_	ns	VDD = 2.0V
		\\ <u>\</u>	Asynchronous	PIC18FXXXX	30	_	ns	
		$\langle \ \rangle$		PIC18 LF XXXX	50	_	ns	VDD = 2.0V
46	TTTL.	√713CKI	Synchronous, no	prescaler	0.5 Tcy + 5	_	ns	
	$(\ \)$	Low Time	Synchronous,	PIC18FXXXX	10	_	ns	
			with prescaler	PIC18 LF XXXX	25	_	ns	VDD = 2.0V
1	\supset		Asynchronous	PIC18FXXXX	30	_	ns	
\~				PIC18 LF XXXX	50	_	ns	VDD = 2.0V
47	Ττ1Ρ	T13CKI Input Period	Synchronous		Greater of: 20 ns or (TCY + 40)/N	_	ns	N = prescale value (1, 2, 4, 8)
			Asynchronous		60	_	ns	
	FT1	T13CKI Osc	cillator Input Frequency Range		DC	50	kHz	
48	TCKE2TMRI	Delay from Timer Incre	External T13CKI ment	Clock Edge to	2 Tosc	7 Tosc	_	

DS39646A-page 402

FIGURE 28-13: CAPTURE/COMPARE/PWM TIMINGS (ALL ECCP/CCP MODULES)




TABLE 28-14: CAPTURE/COMPARE/PWM REQUIREMENTS (ALL CCP MODULES)

Param No.	Symbol	С	haracteristi	c ((Min	Max	Units	Conditions
50	TccL	CCPx Input Low	No prescale	er 〈〉	0.5 Tcy + 20		ns	
		Time	With	PIC18FXXXX	10	_	ns	
			prescaler	PIG18LFXXXX	20	_	ns	VDD = 2.0V
51	TccH	CCPx Input	No prescale	St.	0.5 Tcy + 20	_	ns	
		High Time	With	PIC18FXXXX	10	_	ns	
			prescaler	PIC18 LF XXXX	20	_	ns	VDD = 2.0V
52	TCCP	CCPx Input Perio	7	>	3 TCY + 40 N	_	ns	N = prescale value (1, 4 or 16)
53	TCCR	CCPx Output Fa	II Time	PIC18FXXXX	_	25	ns	
				PIC18 LF XXXX	_	45	ns	VDD = 2.0V
54	TCCF	CCPx Output Fa	Il Time	PIC18FXXXX	_	25	ns	
				PIC18 LF XXXX	_	45	ns	VDD = 2.0V

FIGURE 28-14: PARALLEL SLAVE PORT TIMING (DEVICE FAMILY PSP)




TABLE 28-15: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F8627/8722)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data In Valid beføre WR ↑ or CS	5 ↑ (setup time)	20	_	ns	
63	TwrH2dtl	WR ↑ or CS ↑ to Data-In	PIC18FXXXX	20	1	ns	
		Invalid (hold time)	PIC18 LF XXXX	35	_	ns	VDD = 2.0V
64	TrdL2dtV	RD \ and CS \ to Data-Out Val	id		80	ns	
65	TrdH2dtl	RD for CS to Data-Out Inval	id	10	30	ns	
66	TibfINH	Inhibit of the BF Flag bit being (WR ↑ or CS ↑	Cleared from	_	3 Tcy		




FIGURE 28-15: EXAMPLE SPI™ MASTER MODE TIMING (CKE = 0)

TABLE 28-16: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param No.	Symbol	Characteristi	c	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input		Tcy	_	ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2SCH, (Setup Time of SDI Data Input	o SCK Edge	100	_	ns	
73A	Тв2в	Last Clock Edge of Byte 1 to the of Byte 2	e 1st Clock Edge	1.5 Tcy + 40	_	ns	(Note 2)
74 <	TSCH201L,	Hold Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TROP	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
	\supset		PIC18 LF XXXX	_	45	ns	VDD = 2.0V
76 \	TDOF	SDO Data Output Fall Time		_	25	ns	
78	TscR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
		(Master mode) PIC18LFXXXX		_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		_	25	ns	
80	TscH2DoV,	SDO Data Output Valid after	PIC18FXXXX	_	50	ns	
	TscL2doV	SCK Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V

Note 1: Requires the use of Parameter #73A.

FIGURE 28-16: EXAMPLE SPI™ MASTER MODE TIMING (CKE = 1)




TABLE 28-17: EXAMPLE SPI™ MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characterist	ic	Min	Max	Units	Conditions
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low_Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input	to SCK Edge	100	_	ns	
73A	Тв2в	Last Ctock Edge of Byte 1 to the Byte 2	he 1st Clock Edge	1.5 Tcy + 40		ns	(Note 2)
74	TSCH2DIL	Hord Time of SDI Data Input to	SCK Edge	100	_	ns	
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX	_	45	ns	VDD = 2.0V
76	TQOF))	SDO Data Output Fall Time		_	25	ns	
78/	TSCH	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
	×	(Master mode)	PIC18 LF XXXX	_	45	ns	VDD = 2.0V
79 \	TscF	SCK Output Fall Time (Master	SCK Output Fall Time (Master mode)		25	ns	
80	TscH2DoV,	SDO Data Output Valid after	PIC18FXXXX	_	50	ns	
	TscL2DoV	SCK Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V
81	TDOV2SCH, TDOV2SCL	SDO Data Output Setup to SC	CK Edge	Tcy	_	ns	

Note 1: Requires the use of Parameter #73A.




FIGURE 28-17: EXAMPLE SPITM SLAVE MODE TIMING (CKE = 0)

TABLE 28-18: EXAMPLE SPI™ MODE REQUIREMENTS (SLAVE MODE TIMING, CKE = 0)

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input				ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	-	ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	1	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TDIV2SCH, TDIV2SCL	Setup Time of SDI Data Input to SCK Ed	dge	100		ns	
73A	Тв2в	Kast Clock Edge of Byte 1 to the First Cloc	ast Glock Edge of Byte 1 to the First Clock Edge of Byte 2				(Note 2)
74	TscH2DIL,\ TscL2DIL	Hold Time of SDI Data Input to SCK Edg	Hold Time of SDI Data Input to SCK Edge				
75	TDOR	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX	_	45	ns	VDD = 2.0V
76	700F)	SDO Data Output Fall Time		_	25	ns	
77	TSSH2DOZ	SS ↑ to SDO Output High-impedance		10	50	ns	
78 🗸	∕fscR	SCK Output Rise Time (Master mode)	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX	_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode)		_	25	ns	
80	TscH2DoV,	SDO Data Output Valid after SCK Edge	PIC18FXXXX		50	ns	
	TscL2doV		PIC18 LF XXXX	_	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Requires the use of Parameter #73A. Note 1:

FIGURE 28-18: EXAMPLE SPITM SLAVE MODE TIMING (CKE = 1)

SCK
(CKP = 0)

SCK
(CKP = 1)

SDD

MSb bit 6 - - - 1

SDI

MSb In

bit 6 - - - 1

LSb In

TABLE 28-19: EXAMPLE SPI™ SLAVE MODE REQUIREMENTS (CKE = 1)

Note: Refer to Figure 28-5 for load conditions.

Param No.	Symbol	Characteristic	>	Min	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS ↓ to SCK ↓ or SCK ↑ Input		Tcy		ns	
71	TscH	SCK Input High Time	Continuous	1.25 Tcy + 30	_	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK Input Low Time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73A	Тв2в	Last Clock Edge of Byte 1 to the First	Clock Edge of Byte 2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2DIL, TscL2DIL	Hold Time of SDI Data Input to SCK	Edge	100	_	ns	
75	TDOR/	SDO Data Output Rise Time	PIC18FXXXX	_	25	ns	
			PIC18 LF XXXX	_	45	ns	VDD = 2.0V
76	(TEOF	SDO Data Output Fall Time		_	25	ns	
77	TssH200Z	SS↑ to SDO Output High-Impedance	е	10	50	ns	
78	TSCR	SCK Output Rise Time	PIC18FXXXX	_	25	ns	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		(Master mode)	PIC18 LF XXXX	_	45	ns	VDD = 2.0V
79	TscF	SCK Output Fall Time (Master mode	e)	_	25	ns	
80	TscH2DoV,	SDO Data Output Valid after SCK	PIC18FXXXX	_	50	ns	
	TscL2DoV	Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V
82	TssL2DoV	SDO Data Output Valid after SS ↓	PIC18FXXXX	_	50	ns	
		Edge	PIC18 LF XXXX	_	100	ns	VDD = 2.0V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK Edge		1.5 Tcy + 40	_	ns	

Note 1: Requires the use of Parameter #73A.

FIGURE 28-19: I²C™ BUS START/STOP BITS TIMING




TABLE 28-20: I²C™ BUS START/STOP BITS REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup Time	400 kHz mede	> 600	_		Start condition
91	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold Time	400 kHz mode	600	_		clock pulse is generated
92	Tsu:sto	Stop Condition	100 kHz mode	4700	_	ns	
		Setup Time	400 kHz mode	600	_		
93	THD:STO	Stop Condition	100 kHz mode	4000	_	ns	
		Hold Time	400 kHz mode	600	_		






TABLE 28-21: I²C™ BUS DATA REQUIREMENTS (SLAVE MODE)

Param. No.	Symbol	Characteris	tic	Min	Max	Units	Conditions
100	THIGH	Clock High Time	100 kHz mode	4.0		μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	1	μs	PIC18FXXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 Tcy			
101	TLOW	Clock Low Time	100 kHz mode	4.7	-	μs	PIC18FXXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	-	μs	RC18FXXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 Tcy	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
102	TR	SDA and SCL Rise Time	100 kHz mode	_	1000	ns	
			400 kHz mode	20 + 0.1 CB		yns Z	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL Fall Time	100 kHz mode		300	ns	
			400 kHz mode	20 + 0.1 CB	300	ns	CB is specified to be from 10 to 400 pF
90	TSU:STA	Start Condition Setup Time	100 kHz mode /	/ ¾.7		μs	Only relevant for Repeated
			400 kHz mode	0.6		μs	Start condition
91	THD:STA	Start Condition Hold Time	100 kHz mode	4.0	_	μs	After this period, the first clock
			400 kHz mode	→ 0.6	_	μs	pulse is generated
106	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	ns	
		/	400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data Input Setup Time	100 kHz mode	250		ns	(Note 2)
			400 KHz mode	100		ns	
92	Tsu:sto	Stop Condition Setup Time	100 kHz mode	4.7		μs	
			400 kHz mode	0.6		μs	
109	TAA	Output Valid from Clock	100 kHz mode	_	3500	ns	(Note 1)
			400 kHz mode	_	_	ns	
110	TBUF	Bus Free Time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Св	Bus Capacitive Loading		_	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.

© 2004 Microchip Technology Inc.

^{2:} A Fast mode I²CTM bus device can be used in a Standard mode I²C bus system, but the requirement, Tsu:DAT ≥ 250 ns, must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line,

TR max. + Tsu:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification), before the SCL line is released.

FIGURE 28-21: MASTER SSP I²C™ BUS START/STOP BITS TIMING WAVEFORMS




TABLE 28-22: MASTER SSP I²C™ BUS START/STOR BITS BEQUIREMENTS

Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	Stop Condition (100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I²C[™] pins.

FIGURE 28-22: MASTER SSP I²C™ BUS DATA TIMING




TABLE 28-23: MASTER SSP I²C™ BUS DATA REQUIREMENTS

Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	THIGH	Clock High Time	100 kHz mode	2(Tosc)(BRG + 1)		ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
101	TLOW	Clock Low Time	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	_	1000/	ns	CB is specified to be from
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	300	ns	
103	TF	SDA and SCL	100 kHz mode	- //	300	ns	CB is specified to be from
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	-	100	ns	
90	Tsu:sta	Start Condition	100 kHz mode	2(Tosc)(BRG + 1))	_	ms	Only relevant for
		Setup Time	400 kHz mode	2(Tosø)(BRG.±1)	_	ms	Repeated Start
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	condition
91	THD:STA	Start Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	After this period, the first
		Hold Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
106	THD:DAT	Data Input	100 kHz mode	> o	_	ns	
		Hold Time	400 kHz/mode	0	0.9	ms	
			1_MHz mode ⁽¹⁾	TBD	_	ns	
107	TSU:DAT	Data Input	100 kHz mode	250	_	ns	(Note 2)
		Setup Time \	400 kHz mode	100	_	ns	
			1 MHz mode ⁽¹⁾	TBD	_	ns	
92	Tsu:sto	Stop Condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ms	
		Setup Time	400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
109	TAA 🖯	Output Valid	100 kHz mode	_	3500	ns	
		from Clock	400 kHz mode	_	1000	ns	
			1 MHz mode ⁽¹⁾	_	_	ns	
110 _	TBUF	Bus Free Time	100 kHz mode	4.7		ms	Time the bus must be free
7			400 kHz mode	1.3		ms	before a new transmission
\ \			1 MHz mode ⁽¹⁾	TBD	_	ms	can start
D102	Св	Bus Capacitive Lo	oading		400	pF	

Legend: TBD = To Be Determined

Note 1: Maximum pin capacitance = 10 pF for all I^2C^{TM} pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode,) before the SCL line is released.

FIGURE 28-23: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 28-24: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TCKH2DTV	SYNC XMIT (MASTER and SLAVE)			40		
		Clock High to Data Out Valid	PIC18FXXXX)		40	ns	
			PIQ18LFXXXX	_	100	ns	VDD = 2.0V
121	TCKRF	Clock Out Rise Time and Fall Time	PIC18FXXXX		20	ns	
		(Master mode)	PIC1812FXXXX		50	ns	VDD = 2.0V
122	TDTRF	Data Out Rise Time and Fall Time	PIG18FXXXX		20	ns	
			PIC18 LF XXXX		50	ns	VDD = 2.0V

FIGURE 28-24: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 28-25: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
125	TDTV2CKL	SYNC RCV (MASTER and SLAVE) Data Hold before CK ↓ (DT hold time)	10	_	ns	
126	TCKL2DTL	Data Hold after CK ↓ (DT hold time)	15	_	ns	


TABLE 28-26: A/D CONVERTER CHARACTERISTICS: PIC18F6627/6722/8627/8722 (INDUSTRIAL) PIC18LF6627/6722/8627/8722 (INDUSTRIAL)

Daram							
No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
A01	NR	Resolution	_		10	bit	ΔVREF ≥ 3.0V
A03	EIL	Integral Linearity Error	_	_	<±1	LSb	AVREF≥3.0V
A04	EDL	Differential Linearity Error	_	_	<±1	LSb	∆VREF≥3.0V
A06	Eoff	Offset Error	_	_	<±1.5	LS6	∆VREF ≥ 3.0V
A07	Egn	Gain Error	_		<±1 〈	TSP/	ΔVREF ≥ 3.0V
A10	_	Monotonicity	Gı	uarantee	d ⁽¹⁾	\\\\\	VSS ≤ VAIN ≤ VREF
A20	ΔV REF	Reference Voltage Range	1.8	_	=/N	V	VDD < 3.0V
		(VREFH – VREFL)	3	—		\checkmark V	VDD ≥ 3.0V
A21	VREFH	Reference Voltage High	Vss	_	V REFH	٧	
A22	VREFL	Reference Voltage Low	Vss - 0.3V	_ <	VDD = 3.0V	V	
A25	VAIN	Analog Input Voltage	VREFL		VREFH	V	
A30	ZAIN	Recommended Impedance of	_		2.5	kΩ	
		Analog Voltage Source	\rightarrow				
A50	IREF	VREF Input Current ⁽²⁾	_//	$\stackrel{>}{\sim}$	5	μΑ	During VAIN acquisition.
				<u>_</u> _	150	μΑ	During A/D conversion
				\triangleright			cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from RA2/AN2/VREF- pin or Vss, whichever is selected as the VREFL source.





© 2004 Microchip Technology Inc.

TABLE 28-27: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Charact	eristic	Min	Max	Units	Conditions
130	TAD	A/D Clock Period	PIC18FXXXX	0.7	25.0 ⁽¹⁾	μs	Tosc based, VREF ≥ 3:0V
			PIC18 LF XXXX	1.4	25.0 ⁽¹⁾	μs	VDD = 2.0V Tosc based, VREF full range
			PIC18FXXXX	TBD	1	μs	A/D/RC mode
			PIC18 LF XXXX	TBD	3	μs	Vod = 2.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisiti	on time) (Note 2)	11	12	TAD	
132	TACQ	Acquisition Time (Note	cquisition Time (Note 3)			NS NS	40°C to +85°C 0°C ≤ to ≤ +85°C
135	Tswc	Switching Time from C	onvert o Sample	_	(Note 4)		
137	TDIS	Discharge Time	_	0.2	10-	μs	

Legend: TBD = To Be Determined

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES register may be read on the following Tcy cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.

4: On the following cycle of the device clock.

NOTES:

29.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Graphs and tables are not available at this time.

NOTES:

30.0 PACKAGING INFORMATION

30.1 Package Marking Information

64-Lead TQFP



Example



80-Lead TQFP



Example



Legend: XX...X Customer specific information*

Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')

NNN Alphanumeric traceability code


Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

30.2 **Package Details**

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES		M	ILLIMETERS	*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-085

^{*} Controlling Parameter § Significant Characteristic

80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		80			80		
Pitch	р		.020			0.50		
Pins per Side	n1		20			20		
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20	
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05	
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15	
Foot Length	L	.018	.024	.030	0.45	0.60	0.75	
Footprint (Reference)	(F)		.039			1.00		
Foot Angle	ф	0	3.5	7	0	3.5	7	
Overall Width	Е	.541	.551	.561	13.75	14.00	14.25	
Overall Length	D	.541	.551	.561	13.75	14.00	14.25	
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25	
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25	
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20	
Lead Width	В	.007	.009	.011	0.17	0.22	0.27	
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	

^{*} Controlling Parameter

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

[§] Significant Characteristic

NOTES:

© 2004 Microchip Technology Inc.

APPENDIX A: REVISION HISTORY

Revision A (September 2004)

Original data sheet for PIC18F6627/6722/8627/8722 devices.

APPENDIX B: DEVICE

DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

TABLE B-1: DEVICE DIFFERENCES

Features	PIC18F6627	PIC18F6722	PIC18F8627	PIC18F8722
Program Memory (Bytes)	96K	128K	96K	128K
Program Memory (Instructions)	49152	65536	49152	65536
Interrupt Sources	28	28	29	29
I/O Ports	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G	Ports A, B, C, D, E, F, G, H, J	Ports A, B, C, D, E, F, G, H, J
Capture/Compare/PWM Modules	2	2	2	2
Enhanced Capture/Compare/PWM Modules	3	3	3	3
Parallel Communications (PSP)	Yes	Yes	Yes	Yes
External Memory Bus	No	No	Yes	Yes
10-bit Analog-to-Digital Module	12 input channels	12 input channels	16 input channels	16 input channels
Packages	64-pin TQFP	64-pin TQFP	80-pin TQFP	80-pin TQFP

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442*". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available on our web site, www.micorochip.com, as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration*". This Application Note is available on our web site, www.micorochip.com, as Literature Number DS00726.

NOTES:

INDEX

A/D	A
Acquisition Requirements	A/D269
ADCON0 Register	
ADCON1 Register	Acquisition Requirements274
ADCON2 Register	•
ADRESH Register	
ADRESL Register	9
Analog Port Pins	
Analog Port Pins, Configuring	
Associated Registers Calculating the Minimum Required	
Calculating the Minimum Required Acquisition Time 274 Configuring the Module 273 Conversion Clock (TAD) 275 Conversion Status (GO/DONE Bit) 272 Conversions 277 Converter Characteristics 414 Discharge 276 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (ECCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT 236 ADCONO Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADDUK 360 ADDWF <td></td>	
Acquisition Time	
Configuring the Module 273 Conversion Clock (TAD) 275 Conversion Status (GO/DONE Bit) 272 Conversions 277 Converter Characteristics 414 Discharge 277 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ADCON Register 269 GO/DONE Bit 272 ADCON Register 269 ADCON Register 269 ADDUK 323 ADDUK 323 ADDUK 324 AD	•
Conversion Clock (TAD) 275 Conversion Status (GO/DONE Bit) 272 Conversions 277 Converter Characteristics 414 Discharge 277 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (ECCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADDLW 323 ADDWFC 324 ADDWF 323 <t< td=""><td></td></t<>	
Conversion Status (GO/DONE Bit) 272 Conversions 277 Converter Characteristics 414 Discharge 277 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ADCON Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADDUW 323 ADDUW 323 ADDUW 324 ADDWF 324 ADRESH Register 269 ADRESH Register (BSR)<	
Converter Characteristics 414 Discharge 277 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADDCSR 360 ADDLW 323 ADDULM 323 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ADRESH Register 269 ANDWF 325 <td></td>	
Discharge 277 Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDLW 323 ADDLW 323 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDWF 325 <td></td>	
Operation in Power Managed Modes 276 Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADDLW 323 ADDLW 323 ADDLW 323 ADDWFC 324 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDWF 325 Assembler 367 <t< td=""><td>Converter Characteristics414</td></t<>	Converter Characteristics414
Selecting and Configuring Acquisition Time 275 Special Event Trigger (CCP) 278 Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDLW 323 ADDLW 323 ADDLW 323 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDWF 325 Assembler 367 Aut	· · · · · · · · · · · · · · · · · · ·
Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDLW 323 ADDLW 323 ADDLW 323 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select	
Special Event Trigger (ECCP) 192 Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDFSR 360 ADDLW 323 ADDULW 323 ADDULNK 360 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B	
Use of the CCP2 Trigger 278 Absolute Maximum Ratings 373 AC (Timing) Characteristics 394 Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDFSR 360 ADDLW 323 ADDULW 323 ADDWF 323 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ANDLW 324 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
Load Conditions for Device Timing Specifications 395 Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank 84 Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDESR 360 ADDLW 323 ADDLW 323 ADDWF 323 ADDWF 323 ADRESH Register 269 ADRESH Register 269 ADRESL Register 269 ANDLW 324 ANDLW 324 ANDLW 324 ANDLW 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 <	
Parameter Symbology 394 Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank 84 Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDFSR 360 ADDLW 323 ADDUNK 360 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESH Register 269 ADRESL Register 269 ANDLW 324 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Temperature and Voltage Specifications 395 Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDFSR 360 ADDW 323 ADDWF 323 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESL Register 269 ANDLW 324 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
Timing Conditions 395 Access Bank Mapping with Indexed Literal Offset Mode .84 ACKSTAT 236 ACKSTAT Status Flag .236 ADCON0 Register .269 GO/DONE Bit .272 ADCON1 Register .269 ADCON2 Register .269 ADDFSR .360 ADDLW .323 ADDULNK .360 ADDWF .323 ADDWFC .324 ADRESH Register .269 ADRESL Register .269 ANDLW .324 ANDLW .324 ANDWF .325 Assembler .367 Auto-Wake-up on Sync Break Character .261 B Bank Select Register (BSR) .71 Baud Rate Generator .232 BC .325 BCF .326 BF .236 BF Status Flag .236 Block Diagrams .101 101	Temperature and Voltage Specifications 395
Access Bank	
Mapping with Indexed Literal Offset Mode 84 ACKSTAT 236 ACKSTAT Status Flag 236 ADCON0 Register 269 GO/DONE Bit 272 ADCON1 Register 269 ADCON2 Register 269 ADDFSR 360 ADDLW 323 ADDULNK 360 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESL Register 269 ANDLW 324 ANDLW 324 ANDWF 325 Assembler 367 MPASM Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	<u> </u>
ACKSTAT	
ACKSTAT Status Flag	11 0
ADCON0 Register	
ADCON1 Register	
ADCON2 Register 269 ADDFSR 360 ADDLW 323 ADDULNK 360 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESL Register 269, 272 Analog-to-Digital Converter. See A/D. ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	GO/DONE Bit272
ADDFSR	
ADDLW 323 ADDULNK 360 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESL Register 269, 272 Analog-to-Digital Converter. See A/D. ANDLW 324 ANDWF 325 Assembler MPASM Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 326 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
ADDULNK 360 ADDWF 323 ADDWFC 324 ADRESH Register 269 ADRESL Register 269, 272 Analog-to-Digital Converter. See A/D. 324 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 101 16-bit Byte Select Mode 101	
ADDWF	
ADDWFC 324 ADRESH Register 269 ADRESL Register 269, 272 Analog-to-Digital Converter. See A/D. 324 ANDLW 324 ANDWF 325 Assembler 367 Auto-Wake-up on Sync Break Character 261 B 38 Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
ADRESH Register	
ADRESL Register	
Analog-to-Digital Converter. See A/D. ANDLW	
ANDLW	
ANDWF	
Assembler 367 Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) .71 Baud Rate Generator 232 BC .325 BCF .326 BF .236 BF Status Flag .236 Block Diagrams .36 16-bit Byte Select Mode .101	
Auto-Wake-up on Sync Break Character 261 B Bank Select Register (BSR) .71 Baud Rate Generator 232 BC .325 BCF .326 BF .236 BF Status Flag .236 Block Diagrams .36 16-bit Byte Select Mode .101	MPASM Assembler367
Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
Bank Select Register (BSR) 71 Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
Baud Rate Generator 232 BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	_
BC 325 BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	· , ,
BCF 326 BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
BF 236 BF Status Flag 236 Block Diagrams 16-bit Byte Select Mode 101	
BF Status Flag	
Block Diagrams 16-bit Byte Select Mode101	226
16-bit Byte Select Mode101	
	BF Status Flag236
	BF Status Flag

16-bit Word Write Mode	
A/D	
Analog Input Model	
Baud Rate Generator	232
Capture Mode Operation	181
Comparator Analog Input Model	283
Comparator I/O Operating Modes	280
Comparator Output	282
Comparator Voltage Reference	286
Compare Mode Operation	182
Device Clock	37
Enhanced PWM	193
EUSART Receive	260
EUSART Transmit	258
External Power-on Reset Circuit	
(Slow VDD Power-up)	51
Fail-Safe Clock Monitor (FSCM)	311
Generic I/O Port Operation	
High/Low-Voltage Detect with External Input	
Interrupt Logic	
MSSP (I ² C Master Mode)	
MSSP (I ² C Mode)	215
MSSP (SPI Mode)	
On-Chip Reset Circuit	
PIC18F6627/6722	
PIC18F8627/8722	
PLL (HS Mode)	
PORTD and PORTE (Parallel Slave Port)	158
PWM Operation (Simplified)	
Reads from Flash Program Memory	
Single Comparator	281
Table Read Operation	
Table Write Operation	
Table Writes to Flash Program Memory	
Timer0 in 16-Bit Mode	
Timer0 in 8-Bit Mode	
Timer1	
Timer1 (16-Bit Read/Write Mode)	
Timer2	
Timer3	
Timer3 (16-Bit Read/Write Mode)	174
Timer4	
Voltage Reference Output Buffer Example	
Watchdog Timer	
BN	
BNC	327
BNN	
BNOV	328
BNZ	
BOR. See Brown-out Reset.	
BOV	331
BRA	
Break Character (12-Bit) Transmit and Receive	263
BRG. See Baud Rate Generator.	
Brown-out Reset (BOR)	52
Detecting	
Disabling in Sleep Mode	
Software Enabled	
BSF	
BTFSC	
BTFSS	
BTG	
BZ	332

C		Interrupts	
C Compilers		Operation	
MPLAB C17	368	Operation During Sleep	282
MPLAB C18		Outputs	281
MPLAB C30		Reference	281
CALL		External Signal	281
CALLW		Internal Signal	281
Capture (CCP Module)		Response Time	281
		Comparator Specifications	392
Associated Registers		Comparator Voltage Reference	
CCP Pin Configuration		Accuracy and Error	
CCPRxH:CCPRxL Registers		Associated Registers	
Prescaler		Configuring	
Software Interrupt		Connection Considerations	
Timer1/Timer3 Mode Selection		Effects of a Reset	
Capture (ECCP Module)		Operation During Sleep	
Capture/Compare/PWM (CCP)	179	Compare (CCP Module)	
Capture Mode. See Capture.		Associated Registers	
CCP Mode and Timer Resources		CCPRx Register	
CCPRxH Register		Pin Configuration	
CCPRxL Register	180	Software Interrupt	
Compare Mode. See Compare.		·	
Interconnect Configurations		Special Event Trigger	
Module Configuration	180	Timer1/Timer3 Mode Selection	_
Clock Sources	37	Compare (ECCP Module)	
Selecting the 31 kHz Source	38	Special Event Trigger	
Selection Using OSCCON Register		Computed GOTO	
CLRF		Configuration Bits	
CLRWDT		Configuration Register Protection	
Code Examples		Context Saving During Interrupts	132
16 x 16 Signed Multiply Routine	116	Conversion Considerations	424
16 x 16 Unsigned Multiply Routine		CPFSEQ	334
8 x 8 Signed Multiply Routine		CPFSGT	335
		CPFSLT	335
8 x 8 Unsigned Multiply Routine		Crystal Oscillator/Ceramic Resonator	31
Changing Between Capture Prescalers			
Computed GOTO Using an Offset Value		D	
Data EEPROM Read		Data Addressing Modes	80
Data EEPROM Refresh Routine		Comparing Addressing Modes with the	
Data EEPROM Write		Extended Instruction Set Enabled	83
Erasing a Flash Program Memory Row		Direct	
Fast Register Stack	68	Indexed Literal Offset	82
How to Clear RAM (Bank 1) Using Indirect		Instructions Affected	
Addressing		Indirect	
Implementing a Real-Time Clock Using a Time	er1	Inherent and Literal	
Interrupt Service		Data EEPROM	
Initializing PORTA		Code Protection	316
Initializing PORTB	136	Data EEPROM Memory	
Initializing PORTC	139		
Initializing PORTD	142	Associated Registers EEADR and EEADRH Registers	
Initializing PORTE	145	•	
Initializing PORTF	148	EECON1 and EECON2 Registers	
Initializing PORTG		Operation During Code-Protect	
Initializing PORTH		Protection Against Spurious Write	
Initializing PORTJ		Reading	
Loading the SSPxBUF (SSPSR) Register		Using	
Reading a Flash Program Memory Word		Write Verify	
Saving Status, WREG and BSR Registers		Writing	
in RAM	132	Data Memory	71
Writing to Flash Program Memory		Access Bank	
		and the Extended Instruction Set	82
COMF		Bank Select Register (BSR)	71
		General Purpose Registers	
Comparator		Map for PIC18F6627/8627	
Analog Input Connection Considerations		Special Function Registers	
Associated Registers		DAW	
Configuration		DC and AC Characteristics	
Effects of a Reset	282	Graphs and Tables	417
		4	

DC Characteristics	Baud Rate Error, Calculating	252
Power-Down and Supply Current377	Baud Rates, Asynchronous Modes	253
Supply Voltage376	High Baud Rate Select (BRGH Bit)	251
DCFSNZ	Sampling	
DECF	Synchronous Master Mode	
DECFSZ337	Associated Registers, Receive	266
Demonstration Boards	Associated Registers, Transmit	
PICDEM 1370	Reception	
PICDEM 17371	Transmission	
PICDEM 18R371	Synchronous Slave Mode	
PICDEM 2 Plus	Associated Registers, Receive	
PICDEM 3370	Associated Registers, Transmit	
PICDEM 4370	Reception	
PICDEM LIN371	Transmission	
PICDEM USB371	Evaluation and Programming Tools	
PICDEM.net Internet/Ethernet370	Extended Instruction Set	
Development Support367	ADDFSR	360
Device Differences423	ADDULNK	
Device Overview7	and Using MPLAB Tools	
Details on Individual Family Members8	CALLW	
Features (table)9	Considerations for Use	
New Core Features7	MOVSF	
Device Reset Timers53	MOVSS	
Oscillator Start-up Timer (OST)53	PUSHL	
PLL Lock Time-out53	SUBFSR	
Power-up Timer (PWRT)53	SUBULNK	
Time-out Sequence	Syntax	
Direct Addressing81	Extended Microcontroller Mode	
Direct Addressing01	External Clock Input	
E	External Memory Bus	
ECCP	External Memory Interface	55
Capture and Compare Modes192	16-bit Byte Select Mode	101
Standard PWM Mode	16-bit Byte Write Mode	
Effect on Standard PIC Instructions	16-bit Mode	
Effects of Power Managed Modes on Various	16-bit Mode Timing	
Clock Sources	16-bit Word Write Mode	
Electrical Characteristics	PIC18F8410 External Bus - I/O Port Functions	
Enhanced Capture/Compare/PWM (ECCP)	FIG 10F0410 External bus - 1/O Fort Functions	95
and Program Memory modes	F	
Capture Mode. See Capture (ECCP Module).	Fail-Safe Clock Monitor29	35 311
Outputs and Configuration188	Exiting Operation	
Pin Configurations for ECCP1	Interrupts in Power Managed Modes	
Pin Configurations for ECCP2	POR or Wake from Sleep	
Pin Configurations for ECCP3190	WDT During Oscillator Failure	
PWM Mode. <i>See</i> PWM (ECCP Module).	Fast Register Stack	
	Firmware Instructions	
Timer Resources		
Enhanced PWM Mode. See PWM (ECCP Module) 192	Flash Program Memory	
Enhanced Universal Synchronous Asynchronous	Associated Registers	
Receiver Transmitter (EUSART). See EUSART.	Control Registers	
Equations	EECON1 and EECON2	
A/D Acquisition Time	TABLAT (Table Latch) Register	
A/D Minimum Charging Time274	TBLPTR (Table Pointer) Register	
Errata	Erase Sequence	
EUSART	Erasing	
Asynchronous Mode	Operation During Code-Protect	
12-bit Break Transmit and Receive263	Reading	89
Associated Registers, Receive261	Table Pointer	
Associated Registers, Transmit259	Boundaries Based on Operation	
Auto-Wake-up on Sync Break261	Table Pointer Boundaries	
Receiver260	Table Reads and Table Writes	
Setting up 9-Bit Mode with Address Detect 260	Write Sequence	
Transmitter	Writing To	
Baud Rate Generator	Protection Against Spurious Writes	
Operation in Power Managed Mode251	Unexpected Termination	
Baud Rate Generator (BRG)251	Write Verify	93
Associated Registers252	FSCM. See Fail-Safe Clock Monitor.	
Auto Poud Poto Dotoot		

G		Indexed Literal Offset Addressing	
General Call Address Support	229	and Standard PIC18 Instructions	
GOTO		Indexed Literal Offset Mode	364
		Indirect Addressing	
Н		INFSNZ	339
Hardware Multiplier	115	Initialization Conditions for all Registers	57–61
Introduction		Instruction Cycle	69
Operation		Clocking Scheme	69
Performance Comparison		Instruction Flow/Pipelining	69
•		Instruction Set	
High/Low-Voltage Detect		ADDLW	
Applications		ADDWF	
Associated Registers		ADDWF (Indexed Literal Offset Mode)	
Characteristics		ADDWFC	
Current Consumption		ANDLW	
Effects of a Reset		ANDWF	_
Operation		BC	
During Sleep			
Setup	291	BCF	
Start-up Time	291	BN	
Typical Application	292	BNC	_
HLVD. See High/Low-Voltage Detect	289	BNN	_
		BNOV	
I		BNZ	
I/O Ports	133	BOV	331
I ² C Mode (MSSP)		BRA	329
Acknowledge Sequence Timing	239	BSF	329
Associated Registers		BSF (Indexed Literal Offset Mode)	365
Baud Rate Generator		BTFSC	
Bus Collision		BTFSS	330
During a Repeated Start Condition	2/13	BTG	331
During a Stop Condition		BZ	332
		CALL	
Clock Arbitration		CLRF	
Clock Stretching		CLRWDT	
10-Bit Slave Receive Mode (SEN = 1)		COMF	
10-Bit Slave Transmit Mode		CPFSEQ	
7-Bit Slave Receive Mode (SEN = 1)		CPFSGT	
7-Bit Slave Transmit Mode		CPFSLT	
Clock Synchronization and the CKP bit (SEN	,	DAW	
Effects of a Reset			
General Call Address Support		DCFSNZ	
I ² C Clock Rate w/BRG	232	DECF	
Master Mode	230	DECFSZ	
Operation	231	Extended Instruction Set	
Reception	236	General Format	
Repeated Start Condition Timing	235	GOTO	
Start Condition Timing		INCF	338
Transmission		INCFSZ	339
Multi-Master Communication, Bus Collision a		INFSNZ	339
Arbitration		IORLW	340
Multi-Master Mode		IORWF	340
Operation		LFSR	341
Read/Write Bit Information (R/W Bit)		MOVF	341
Registers		MOVFF	
Serial Clock (RC3/SCK/SCL)		MOVLB	
		MOVLW	
Slave Mode		MOVWF	
Addressing		MULLW	
Reception		MULWF	_
Transmission			
Sleep Operation		NEGF	
Stop Condition Timing		NOP	
ID Locations	295, 316	Opcode Field Descriptions	
INCF	338	POP	
INCFSZ	339	PUSH	
In-Circuit Debugger	316	RCALL	
In-Circuit Serial Programming (ICSP)		RESET	347

RETFIE	348	M	
RETLW		Master Clear (MCLR)	5 1
RETURN	349		51
RLCF	349	Master Synchronous Serial Port (MSSP). See MSSP.	
RLNCF	350	Memory Assess	C 4
RRCF	350	Mode Memory Access	64
RRNCF		Memory Maps for PIC18F6X2X/8X2X Program	
SETF		Memory Modes	
SETF (Indexed Literal Offset Mode)		Memory Organization	
SLEEP		Data Memory	
SUBFWB		Program Memory	
SUBLW		Modes	
SUBWF		Memory Programming Requirements	391
		Microcontroller Mode	98
SUBWFB		Microprocessor Mode	98
SWAPF		Microprocessor with Boot Block Mode	98
TBLRD		Migration from Baseline to Enhanced Devices	424
TBLWT		Migration from High-End to Enhanced Devices	425
TSTFSZ		Migration from Mid-Range to Enhanced Devices	
XORLW		MOVF	
XORWF	358	MOVFF	-
INTCON Register		MOVLB	
RBIF Bit	136	MOVLW	-
INTCON Registers	119	MOVSF	
Inter-Integrated Circuit. See I ² C.			
Internal Oscillator Block	34	MOVSS	
Adjustment		MOVWF	
INTIO Modes		MPLAB ASM30 Assembler, Linker, Librarian	
INTOSC Frequency Drift		MPLAB ICD 2 In-Circuit Debugger	369
INTOSC Output Frequency		MPLAB ICE 2000 High-Performance Universal	
OSCTUNE Register		In-Circuit Emulator	369
PLL in INTOSC Modes		MPLAB ICE 4000 High-Performance Universal	
Internal RC Oscillator		In-Circuit Emulator	369
	200	MPLAB Integrated Development Environment Software	. 367
Use with WDT		MPLAB PM3 Device Programmer	369
Interrupt Sources		MPLINK Object Linker/MPLIB Object Librarian	368
A/D Conversion Complete		MSSP	
Capture Complete (CCP)		ACK Pulse219	, 220
Compare Complete (CCP)		Control Registers (general)	
Interrupt-on-Change (RB7:RB4)		I ² C Mode. See I ² C Mode.	
INTn Pin		Module Overview	205
PORTB, Interrupt-on-Change		SPI Master/Slave Connection	
TMR0	132	SPI Mode. <i>See</i> SPI Mode.	00
TMR0 Overflow	163	SSPxBUF Register	210
TMR1 Overflow	165	SSPxSR Register	
TMR2 to PR2 Match (PWM)	184, 192	MULLW	
TMR3 Overflow	173, 175	MULWF	
TMR4 to PR4 Match	178	WIOLVVF	344
TMR4 to PR4 Match (PWM)	177	N	
Interrupts		NEGF	245
Interrupts, Flag Bits			
Interrupt-on-Change (RB7:RB4) Flag (RE	RIF Bit) 136	NOP	345
INTOSC, INTRC. See Internal Oscillator Block		0	
IORLW		_	0.4
IORWF		Oscillator Configuration	
IPR Registers		EC	
irn negisters	120	ECIO	_
K		HS	
		HSPLL	
Key Features	•	Internal Oscillator Block	_
Easy Migration		INTIO1	31
Expanded Memory		INTIO2	31
External Memory Interface	8	LP	31
L		RC	31
		RCIO	
LFSR		XT	
Low-Voltage ICSP Programming. See Single-	Supply	Oscillator Selection	_
ICSP Programming		Oscillator Start-up Timer (OST)	
		· · · · · · · · · · · · · · · · · ·	٠, ٥٥

Oscillator Switching	27	RE1/AD9/WR/P2C	25
Oscillator Transitions		RE1/WR/P2C	
		RE2/AD10/CS/P2B	
Oscillator, Timer1			
Oscillator, Timer3	1/3	RE2/CS/P2D	
P		RE3/AD11/P3C	
	440	RE3/P3C	
Packaging		RE4/AD12/P3B	
Details		RE4/P3B	
Marking		RE5/AD13/P1C	25
Parallel Slave Port (PSP)	158	RE5/P1C	17
Associated Registers	160	RE6/AD14/P1B	25
RE0/RD Pin	158	RE6/P1B	17
RE1/WR Pin	158	RE7/AD15/CCP2/P2A	
RE2/CS Pin		RE7/CCP2/P2A	_
Select (PSPMODE Bit)		RF0/AN5	
PICkit 1 Flash Starter Kit			
		RF1/AN6/C2OUT	
PICSTART Plus Development Programmer		RF2/AN7/C1OUT	
PIE Registers	125	RF3/AN8	,
Pin Functions		RF4/AN9	
AVDD	······································	RF5/AN10/CVREF	18, 26
AVDD	19	RF6/AN11	18, 26
AVss	29	RF7/SS1	18, 26
AVss	19	RG0/CCP3/P3A	
OSC1/CLKI/RA7	12. 20	RG1/TX2/CK2	
OSC2/CLKO/RA6	· ·	RG2/RX2/DT2	
RAO/ANO	, -	RG3/CCP4/P3D	,
RA1/AN1	- /	RG4/CCP5/P1D	
RA2/AN2/VREF	,		
	,	RG5	
RA3/AN3/VREF+	· · · · · · · · · · · · · · · · · · ·	RG5/MCLR/VPP	
RA4/T0CKI	,	RH0/AD16	
RA5/AN4/HLVDIN	,	RH1/AD17	28
RB0/INT0/FLT0	,	RH2/AD18	28
RB1/INT1	14, 22	RH3/AD19	28
RB2/INT2	14, 22	RH4/AN12/P3C	28
RB3/INT3	14	RH5/AN13/P3B	28
RB3/INT3/CCP2/P2A	22	RH6/AN14/P1C	
RB4/KBI0		RH7/AN15/P1B	
RB5/KBI1/PGM	,	RJ0/ALE	
RB6/KBI2/PGC	,	RJ1/OE	
RB7/KBI3/PGD		RJ2/WRL	
	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	
RC0/T10S0/T13CKI		RJ3/WRH	_
RC1/T1OSI/CCP2/P2A	,	RJ4/ <u>BA</u> 0	-
RC2/CCP1/P1A		RJ5/ <u>CE</u>	-
RC3/SCK1/SCL1	*	RJ6/ <u>LB</u>	29
RC4/SDI1/SDA1	15, 23	RJ7/UB	29
RC5/SDO1	15, 23	VDD	29
RC6/TX1/CK1	15, 23	VDD	19
RC7/RX1/DT1	15, 23	Vss	29
RD0/AD0/PSP0	24	Vss	
RD0/PSP0	16	Pinout I/O Descriptions	
RD1/AD1/PSP1		PIC18F6627/6722	12
RD1/PSP1	- -	PIC18F8627/8722	
RD2/AD2/PSP2			
		PIR Registers	
RD2/PSP2		PLL Frequency Multiplier	
RD3/AD3/PSP3		HSPLL Oscillator Mode	
RD3/PSP3		Use with INTOSC	
RD4/AD4/PSP4/SDO2		POP	346
RD4/PSP4/SDO2	-	POR. See Power-on Reset.	
RD5/AD5/PSP5/SDI2/SDA2	24	PORTA	
RD5/PSP5/SDI2/SDA2	16	Associated Registers	107. 135
RD6/AD6/PSP6/SCK2/SCL2		Functions	•
RD6/PSP6/SCK2/SCL2		LATA Register	
RD7/AD7/PSP7/SS2		PORTA Register	
RD7/PSP7/SS2		TRISA Register	
RE0/AD8/RD/P2D		<u> </u>	133
RE0/RD/P2D		PORTB	
NEV/ND/FZD	17		

Associated Registers	138	by Reset	
Functions	137	by WDT Time-out	47
LATB Register	136	Without a Start-up Delay	48
PORTB Register	136	Idle Modes	45
RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)	136	PRI_IDLE	46
TRISB Register		RC_IDLE	
PORTC		SEC_IDLE	46
Associated Registers	141	Run Modes	
Functions		PRI_RUN	
LATC Register		RC_RUN	
PORTC Register		SEC_RUN	
RC3/SCK/SCL Pin		Selecting	
		Sleep Mode	
TRISC Register		•	
PORTD		Summary (table)	
Associated Registers		Power-on Reset (POR)	
Functions		Power-up Timer (PWRT)	
LATD Register		Time-out Sequence	
PORTD Register		Power-up Delays	
TRISD Register	142	Power-up Timer (PWRT)	40
PORTE		Prescaler	
Analog Port Pins	158	Timer2	193
Associated Registers	147	Prescaler, Timer0	163
Functions	146	Prescaler, Timer2	185
LATE Register	145	PRI_IDLE Mode	
PORTE Register	145	PRI_RUN Mode	
PSP Mode Select (PSPMODE Bit)		PRO MATE II Universal Device Programmer	
RE0/RD Pin		Program Counter	
RE1/WR Pin		PCL, PCH and PCU Registers	
RE2/CS Pin		PCLATH and PCLATU Registers	
			00
TRISE Register PORTF	145	Program Memory	0.4
	4.40	and Extended Instruction Set	
Associated Registers		Code Protection	
Functions		Extended Microcontroller Mode	
LATF Register		Instructions	
PORTF Register	148	Two-Word	70
TRISF Register	148	Interrupt Vector	63
PORTG		Look-up Tables	
Associated Registers	152	Map and Stack (diagram)	64
Functions	151	Microcontroller Mode	63
LATG Register	150	Microprocessor Mode	63
PORTG Register	150	Microprocessor with Boot Block Mode	63
TRISG Register		Reset Vector	
PORTH		Program Verification and Code Protection	313
Associated Registers	155	Associated Registers	
Functions	154	Programming, Device Instructions	
LATH Register	153	PSP. See Parallel Slave Port.	
PORTH Register		Pulse Width Modulation. See PWM (CCP Module)	
		and PWM (ECCP Module).	
TRISH Register	155	PUSH	246
PORTJ	457		
Associated Registers		PUSH and POP Instructions	
Functions		PUSHL	362
LATJ Register		PWM (CCP Module)	
PORTJ Register	156	Associated Registers	
TRISJ Register		CCPR1H:CCPR1L Registers	
Power Managed Modes	41	Duty Cycle	184, 193
and A/D Operation	276	Example Frequencies/Resolutions	185, 193
and EUSART Operation	251	Period	184, 192
and Multiple Sleep Commands	42	Setup for PWM Operation	185
and PWM Operation		TMR2 to PR2 Match	
and SPI Operation		TMR4 to PR4 Match	-
Clock Transitions and Status Indicators		PWM (ECCP Module)	
Effects on Clock Sources		Associated Registers	
Entering		Direction Change in Full-Bridge Output Mode	
Exiting Idle and Sleep Modes		Effects of a Reset	
		Enhanced PWM Auto-Shutdown	
by Interrupt	47	ETITIATICEU F WIWI AUTO-STIUTUOMIT	200

Full-Bridge Application Example	. 198	PIR3 (Peripheral Interrupt Request (Flag) 3)	124
Full-Bridge Mode	. 197	PSPCON (Parallel Slave Port Control)	159
Half-Bridge Mode		RCON (Reset Control)50	
Half-Bridge Output Mode Applications Example	. 196	RCSTAx (Receive Status and Control)	
Operation in Power Managed Modes	. 203	SSPxCON1 (MSSP Control 1, I ² C Mode)	217
Operation with Fail-Safe Clock Monitor	. 203	SSPxCON1 (MSSP Control 1, SPI Mode)	
Output Configurations		SSPxCON2 (MSSP Control 2, I ² C Mode)	
Output Relationships (Active-High)	. 194	SSPxSTAT (MSSP Status, I ² C Mode)	
Output Relationships (Active-Low)	. 195	SSPxSTAT (MSSP Status, SPI Mode)	206
Programmable Dead-Band Delay	.200	Status	79
Setup for PWM Operation	. 203	STKPTR (Stack Pointer)	67
Start-up Considerations	. 202	T0CON (Timer0 Control)	161
0		T1CON (Timer1 Control)	165
Q		T2CON (Timer2 Control)	171
Q Clock185,	, 193	T3CON (Timer3 Control)	173
D		T4CON (Timer 4 Control)	177
R		TXSTA (Transmit Status and Control)	248
RAM. See Data Memory.		WDTCON (Watchdog Timer Control)	
RC Oscillator		RESET	347
RCIO Oscillator Mode	33	Reset State of Registers	56
RC_IDLE Mode	47	Resets49	9, 295
RC_RUN Mode	43	Brown-out Reset (BOR)	295
RCALL	. 347	Oscillator Start-up Timer (OST)	
RCON Register		Power-on Reset (POR)	
Bit Status During Initialization	56	Power-up Timer (PWRT)	
Register File	73	RETFIE	
Registers		RETLW	
ADCON0 (A/D Control 0)	. 269	RETURN	
ADCON1 (A/D Control 1)	. 270	Return Address Stack	66
ADCON2 (A/D Control 2)	. 271	Return Stack Pointer (STKPTR)	
BAUDCONx (Baud Rate Control)	.250	Revision History	
CCPxCON (Capture/Compare/PWM Control) .179,		RLCF	
CMCON (Comparator Control)	. 279	RLNCF	
CONFIG1H (Configuration 1 High)		RRCF	
CONFIG2H (Configuration 2 High)298,		RRNCF	
CONFIG2L (Configuration 2 Low)			00 1
CONFIG3H (Configuration 3 High)		S	
CONFIG4L (Configuration 4 Low)		SCK	205
CONFIG5H (Configuration 5 High)		SDI	
CONFIG5L (Configuration 5 Low)		SDO	
CONFIG6H (Configuration 6 High)		SEC_IDLE Mode	
CONFIG6L (Configuration 6 Low)		SEC_RUN Mode	
CONFIG7H (Configuration 7 High)		Serial Clock, SCK	
CONFIG7L (Configuration 7 Low)		Serial Data In (SDI)	
CVRCON (Comparator Voltage Reference Control)		Serial Data Out (SDO)	
DEVID1 (Device ID 1)		Serial Peripheral Interface. See SPI Mode.	00
DEVID2 `		SETF	351
(Device ID 2)	. 307	Single-Supply ICSP Programming.	
ECCPxAS (ECCP Auto-Shutdown Control)		Slave Select (SS)	205
ECCPxDEL (PWM Configuration)		Slave Select Synchronization	
EECON1 (Data EEPROM Control 1)87,	, 110	SLEEP	
HLVDCON (High/Low-Voltage Detect Control)		Sleep	002
INTCON (Interrupt Control)		OSC1 and OSC2 Pin States	40
INTCON2 (Interrupt Control 2)		Sleep Mode	
INTCON3 (Interrupt Control 3)		Software Simulator (MPLAB SIM)	
IPR1 (Peripheral Interrupt Priority 1)		Software Simulator (MPLAB SIM30)	
IPR2 (Peripheral Interrupt Priority 2)		Special Event Trigger. See Compare (ECCP Mode).	000
IPR3 (Peripheral Interrupt Priority 3)		Special Event Trigger. See Compare (ECCP Module).	
MEMCON (External Memory Bus Control)		Special Features of the CPU	205
OSCON (Oscillator Control)		Special Function Registers	
OSCTUNE (Oscillator Tuning)			
PIE1 (Peripheral Interrupt Enable 1)		MapSPI Mode (MSSP)	/4
PIE2 (Peripheral Interrupt Enable 1)		SPI Mode (MSSP)	04.4
PIE3 (Peripheral Interrupt Enable 3)		Associated Registers	
PIR1 (Peripheral Interrupt Request (Flag) 1)		Bus Mode Compatibility	
PIR2 (Peripheral Interrupt Request (Flag) 2)		Effects of a Reset	
i iiiz (i eliplietat iliteriupt nequest (riay) z)	. 120	Enabling SPI I/O	∠09

Master Mode	210	TMR2 to PR2 Match Interrupt 184	1, 192
Master/Slave Connection	209	Timer3	17
Operation		16-Bit Read/Write Mode	17
Operation in Power Managed Modes	213	Associated Registers	175
Serial Clock		Operation	
Serial Data In	205	Oscillator 173	
Serial Data Out	205	Overflow Interrupt173	3, 17
Slave Mode	211	Special Event Trigger (CCP)	
Slave Select	205	TMR3H Register	
Slave Select Synchronization	211	TMR3L Register	
SPI Clock		Timer4	
Typical Connection	209	Associated Registers	178
<u>SS</u>	205	Operation	
SSP		Postscaler. <i>See</i> Postscaler, Timer4.	
TMR4 Output for Clock Shift	178	PR4 Register	17
SSPOV	236	Prescaler. See Prescaler, Timer4.	
SSPOV Status Flag		SSP Clock Shift	178
SSPSTAT Register		TMR4 Register	
R/W Bit	219. 220	TMR4 to PR4 Match Interrupt 177	
Stack Full/Underflow Resets		Timing Diagrams	,
Standard Instructions		A/D Conversion	414
SUBFSR		Acknowledge Sequence	
SUBFWB		Asynchronous Reception	
SUBLW		Asynchronous Transmission	
SUBULNK		Asynchronous Transmission (Back to Back)	
SUBWF		Automatic Baud Rate Calculation	
SUBWFB		Auto-Wake-up Bit (WUE) During Normal Operation	
SWAPF		Auto-Wake-up Bit (WUE) During Sleep	
OW/ 1		Baud Rate Generator with Clock Arbitration	
T		BRG Overflow Sequence	
Table Pointer Operations (table)	88	BRG Reset Due to SDA Arbitration During	200
Table Reads/Table Writes		Start Condition	245
TBLRD		Brown-out Reset (BOR)	
TBLWT		Bus Collision During a Repeated Start Condition	40
Time-out in Various Situations (table)		(Case 1)	24:
Timer0		Bus Collision During a Repeated Start Condition	2-1
Associated Registers		(Case 2)	24
Operation		Bus Collision During a Start Condition (SCL = 0)	
Overflow Interrupt		Bus Collision During a Stop Condition (Case 1)	
Prescaler		Bus Collision During a Stop Condition (Case 2)	
Prescaler Assignment (PSA Bit)		Bus Collision During Start Condition (SDA only)	
Prescaler Select (T0PS2:T0PS0 Bits)		Bus Collision for Transmit and Acknowledge	
Prescaler. See Prescaler, Timer0.		Capture/Compare/PWM (All CCP Modules)	
Reads and Writes in 16-Bit Mode	162	CLKO and I/O	
Source Edge Select (T0SE Bit)		Clock Synchronization	
Source Select (T0CS Bit)		Clock/Instruction Cycle	
Switching Prescaler Assignment		Example SPI Master Mode (CKE = 0)	
Timer1		Example SPI Master Mode (CKE = 1)	
16-Bit Read/Write Mode		Example SPI Slave Mode (CKE = 0)	
Associated Registers		Example SPI Slave Mode (CKE = 1)	
Interrupt		External Clock (All Modes Except PLL)	
Operation		Fail-Safe Clock Monitor (FSCM)	
Oscillator		First Start Bit Timing	
Oscillator Layout Considerations		Full-Bridge PWM Output	
Overflow Interrupt		Half-Bridge Output	
Resetting, Using the CCP Special Event Tri		High/Low-Voltage Detect Characteristics	
Special Event Trigger (ECCP)			030
TMR1H Register		High/Low-Voltage Detect Operation (VDIRMAG = 0)	20.
TMR1L Register		High/Low-Voltage Detect Operation	23
Use as a Real-Time Clock		(VDIRMAG = 1)	201
Timer2		I ² C Bus Data	
Associated Registers		I ² C Bus Start/Stop Bits	
Interrupt		I ² C Master Mode (7 or 10-Bit Transmission)	
Operation		I ² C Master Mode (7-Bit Transmission)	
Output		I ² C Slave Mode (10-Bit Reception, SEN = 0)	
PR2 Register		i o olave wode (10-bit neception, ociv = 0)	22
1.09.000	10 1, 102		

I ² C Slave Mode (10-Bit Reception, SEN = 1) 228
I ² C Slave Mode (10-Bit Transmission)224
I ² C Slave Mode (7-bit Reception, SEN = 0)221
I ² C Slave Mode (7-Bit Reception, SEN = 1)
I ² C Slave Mode (7-Bit Transmission)
I ² C Slave Mode General Call Address Sequence
(7 or 10-Bit Address Mode)229
I ² C Stop Condition Receive or Transmit Mode239
Master SSP I ² C Bus Data411
Master SSP I ² C Bus Start/Stop Bits
Parallel Slave Port (PIC18F4410/4510/4515/4610) .404
Parallel Slave Port (PSP) Read
Parallel Slave Port (PSP) Write
Program Memory Read
Program Memory Write
PWM Auto-Shutdown (PRSEN = 0,
Auto-Start Disabled)
PWM Auto-Shutdown (PRSEN = 1,
Auto-Start Enabled)
PWM Direction Change
PWM Direction Change at Near 100% Duty Cycle 199
PWM Output184
Repeat Start Condition
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up 55
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54 Time-out Sequence on Power-up 54
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) 54
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) 54 Time-out Sequence on Power-up 55
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) 54 Time-out Sequence on Power-up (MCLR Tied to VDD, VDD Rise < TPWRT)
Repeat Start Condition 235 Reset, Watchdog Timer (WDT), Oscillator Start-up Timer (OST) and Power-up Timer (PWRT) 401 Send Break Character Sequence 263 Slave Synchronization 211 Slow Rise Time (MCLR Tied to VDD, VDD Rise > TPWRT) VDD Rise > TPWRT) 55 SPI Mode (Master Mode) 210 SPI Mode (Slave Mode, CKE = 0) 212 SPI Mode (Slave Mode, CKE = 1) 212 Synchronous Reception (Master Mode, SREN) 266 Synchronous Transmission 264 Synchronous Transmission (Through TXEN) 265 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) 55 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 1) 54 Time-out Sequence on Power-up (MCLR Not Tied to VDD, Case 2) 54 Time-out Sequence on Power-up 55

rransition for Two-Speed Start-up	
(INTOSC to HSPLL)	310
Transition for Wake from Sleep (HSPLL)	45
Transition from RC_RUN Mode to PRI_RUN Mode	
Transition from SEC_RUN Mode to	
PRI_RUN Mode (HSPLL)	43
Transition Timing for Entry to Idle Mode	46
Transition Timing for Wake from Idle to Run Mode .	
Transition to RC_RUN Mode	
USART Synchronous Receive (Master/Slave)	
USART Synchronous Transmission (Master/Slave)	
Timing Diagrams and Specifications	710
A/D Conversion Requirements	415
AC Characteristics	710
Internal RC Accuracy	397
Capture/Compare/PWM Requirements	007
(All CCP Modules)	403
CLKO and I/O Requirements	
Example SPI Mode Requirements	000
(Master Mode, CKE = 0)	405
Example SPI Mode Requirements	405
(Master Mode, CKE = 1)	406
	400
Example SPI Mode Requirements (Slave Mode, CKE = 0)	407
Example SPI Slave Mode Requirements (CKE = 1)	407
External Clock Requirements	396
I ² C Bus Data Requirements (Slave Mode)	410
I ² C Bus Start/Stop Bits Requirements (Slave Mode)	
409	440
Master SSP I ² C Bus Data Requirements	
Master SSP I ² C Bus Start/Stop Bits Requirements .	411
Parallel Slave Port Requirements (
PIC18F4410/4510/4515/4610)	
PLL Clock	
Program Memory Write Requirements	400
Reset, Watchdog Timer, Oscillator Start-up Timer,	
Power-up Timer and Brown-out Reset	
Requirements	
Timer0 and Timer1 External Clock Requirements	
USART Synchronous Receive Requirements	
USART Synchronous Transmission Requirements .	
Top-of-Stack Access	66
TRISE Register	
PSPMODE Bit	
TSTFSZ	
Two-Speed Start-up	310

Two-Word Instructions	
Example Cases	70
TXSTA Register	
BRGH Bit	251
V	
Voltage Reference Specifications	392
W	
Watchdog Timer (WDT)	295, 308
Associated Registers	309
Control Register	
During Oscillator Failure	
Programming Considerations	109, 308
WCOL	
WCOL Status Flag	234, 235, 236, 237, 239
WWW, On-Line Support	
X	
XORLW	357
YORWE	358



ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape® or Microsoft® Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada and 1-480-792-7302 for the rest of the world.

042003

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

Reader Response Name	
Company	
Address	
City / State / ZIP / Country	
Telephone: () FAX: () ion (optional):	
ion (optional):	
ou like a reply?YN	
PIC18F6627/6722/8627/8722 Literature Number: DS39646A	
ns:	
at are the best features of this document?	
v does this document meet your hardware and software development needs?	
you find the organization of this document easy to follow? If not, why?	
at additions to the document do you think would enhance the structure and subject?	
at deletions from the document could be made without affecting the overall usefulness?	
nere any incorrect or misleading information (what and where)?	
v would you improve this document?	
you at ac	es this document meet your hardware and software development needs? find the organization of this document easy to follow? If not, why? dditions to the document do you think would enhance the structure and subject? eletions from the document could be made without affecting the overall usefulness? any incorrect or misleading information (what and where)?

PIC18F6627/6722/8627/8722 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>/xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	a) PIC18LF6722 - I/PT 301 = Industrial temp., TQFP package, Extended VDD limits, QTP pattern #301.
Device	PIC18F6627/6722 ⁽¹⁾ , PIC18F8627/8722 ⁽¹⁾ , PIC18F6627/6722T ⁽²⁾ , PIC18F8627/8722T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF6627/6722 ⁽¹⁾ , PIC18LF8627/8722T ⁽²⁾ , PIC18LF8627/8722T ⁽²⁾ ; VDD range 2.0V to 5.5V	b) PIC18LF8722 - E/PT = Extended temp., TQFP package, standard VDD limits.
Temperature Range	I = -40 °C to $+85$ °C (Industrial) E = -40 °C to $+125$ °C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack)	Note 1: F = Standard Voltage Range LF = Wide Voltage Range
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	2: T = in tape and reel TQFP packages only.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Alpharetta, GA Tel: 770-640-0034 Fax: 770-640-0307

Boston

Westford, MA Tel: 978-692-3848 Fax: 978-692-3821

Chicago

Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

San Jose

Mountain View, CA Tel: 650-215-1444 Fax: 650-961-0286

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8676-6200 Fax: 86-28-8676-6599

China - Fuzhou

Tel: 86-591-750-3506 Fax: 86-591-750-3521

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai Tel: 86-21-5407-5533

Fax: 86-21-5407-5066 China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Shunde

Tel: 86-757-2839-5507 Fax: 86-757-2839-5571

China - Qingdao

Tel: 86-532-502-7355 Fax: 86-532-502-7205

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-2229-0061 Fax: 91-80-2229-0062

India - New Delhi

Tel: 91-11-5160-8632 Fax: 91-11-5160-8632

Japan - Kanagawa

Tel: 81-45-471-6166 Fax: 81-45-471-6122

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Taiwan - Hsinchu

Tel: 886-3-572-9526 Fax: 886-3-572-6459

EUROPE

Austria - Weis

Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 **Denmark - Ballerup**

Tel: 45-4420-9895 Fax: 45-4420-9910

France - Massy

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Ismaning

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340 England - Berkshire

Tel: 44-118-921-5869 Fax: 44-118-921-5820

09/27/04